 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SI2401 V. 22 B I S I S OMODEM (R) W I T H INTEGRATED GL O B A L D A A Features Data modem formats 2400 bps: V.22bis 1200 bps: V.22, V.23, Bell 212A 300 bps: V.21, Bell 103 Fast connect and V.23 reversing SIA and other security protocols Integrated third-generation DAA Fewer external components required Over 5000 V capacitive isolation Parallel phone detect Globally-compliant line interface 27 MHz CLKIN support Caller ID detection and decode UART with flow control AT command set support Call progress support 3.3 V Power Low-profile 16-pin SOIC package Ordering Information See page 70. Applications Set-top boxes Point-of-sale ATM terminals Security systems Medical monitoring Power meters Pin Assignments SI2401 CLKIN/XTALI 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 GPIO1/EOFR GPIO2/CD GPIO3/ESC VA GND GPIO4/INT/AOUT C1A C2A Description The SI2401 is a complete two-chip 2400 bps modem integrating Silicon Labs' third-generation direct access arrangement (DAA), which provides a globally-programmable telephone line interface with an unprecedented level of integration. Available in two 16-pin SOIC packages, this compact solution eliminates the need for a separate DSP data pump, modem controller, codec, isolation transformer, relay, optoisolators, and 2-4 wire hybrid. The SI2401 provides conventional data formats at connect rates of up to 2400 bps, with full-duplex operation over the Public Switched Telephone Network (PSTN). Additionally, the SI2401 is fully-programmable to meet global standards with a single design. Other features include fast connect times for electronic point-of-sale (EPOS) applications and alarm protocols for security systems. The device is ideal for embedded modem applications due to its small size, low external component count, and low power consumption. ISOmodem(R) XTALO GPIO5/RI VD RXD TXD CTS RESET Si3010 QE DCT RX IB C1B C2B VREG RNG1 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 DCT2 IGND DCT3 QB QE2 SC VREG2 RNG2 Functional Block Diagram SI2401 RXD TXD CTS RESET EOFR/GPIO1 CD/GPIO2 ESC/GPIO3 INT/GPIO4 RI/GPIO5 XTALI XOUT Control Interface Si3010 RX UART Controller (AT Decoder, Call Progress) Isolation Interface U.S. Patent #5,870,046 U.S. Patent #6,061,009 Other patents pending Hybrid, AC and DC Terminations Isolation Interface DSP (Data Pump) IB SC DCT VREG VREG2 DCT2 DCT3 Ring Detect Off-Hook Clock Interface RNG1 RNG2 QB QE QE2 Preliminary Rev. 0.9 5/04 Copyright (c) 2004 by Silicon Laboratories SI2401 This information applies to a product under development. Its characteristics and specifications are subject to change without notice. SI2401 2 Preliminary Rev. 0.9 SI2401 TABLE O F CONTENTS Section Page Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 Typical Application Schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Bill of Materials: SI2401/10 Chipset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Configurations and Data Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Low Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Global DAA Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Parallel Phone Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Interrupt Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 V.23 Operation/V.23 Reversing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 V.42 HDLC Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Fast Connect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Clock Generation Subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 AT Command Set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Command Line Execution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Preliminary Rev. 0.9 3 SI2401 Electrical Specifications Table 1. Recommended Operating Conditions Parameter1 Ambient Temperature SI2401 Supply Voltage, Digital3 Symbol TA VD Test Condition F-Grade Min2 0 3.0 Typ 25 3.3 Max2 70 3.6 Unit C V Notes: 1. The SI2401 specifications are guaranteed when the typical application circuit (including component tolerance) and SI2401 and Si3010 are used. See "Typical Application Schematic" on page 10. 2. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 C unless otherwise stated. 3. The digital supply, VD, operates from 3.0 to 3.6 V. The SI2401 interface supports 5 V logic (CLKIN/XTALI supports 3.3 V logic only). 4 Preliminary Rev. 0.9 SI2401 Table 2. Loop Characteristics (VD = 3.0 to 3.6 V, TA = 0 to 70 C for F-Grade, see Figure 1 on page 6) Parameter DC Termination Voltage DC Termination Voltage DC Termination Voltage DC Termination Voltage DC Termination Voltage DC Termination Voltage DC Termination Voltage On-Hook Leakage Current Operating Loop Current Operating Loop Current DC Ring Current Ring Detect Voltage* Ring Detect Voltage Ring Frequency Ringer Equivalence Number * Symbol VTR VTR VTR VTR VTR VTR VTR ILK ILP ILP Test Condition IL = 20 mA, ILIM = 0 DCV = 00, MINI = 11, DCR = 0 IL = 120 mA, ILIM = 0 DCV = 00, MINI = 11, DCR = 0 IL = 20 mA, ILIM = 0 DCV = 11, MINI = 00, DCR = 0 IL = 120 mA, ILIM = 0 DCV = 11, MINI = 00, DCR = 0 IL = 20 mA, ILIM = 1 DCV = 11, MINI = 00, DCR = 0 IL = 60 mA, ILIM = 1 DCV = 11, MINI = 00, DCR = 0 IL = 50 mA, ILIM = 1 DCV = 11, MINI = 00, DCR = 0 VTR = -48 V MINI = 00, ILIM = 0 MINI = 00, ILIM = 1 dc current flowing through ring detection circuitry Min -- 9 -- 9 -- 40 -- -- 10 10 -- 13.5 19.35 15 -- Typ -- -- -- -- -- -- -- -- -- -- 1.5 15 21.5 -- -- Max 6.0 -- 7.5 -- 7.5 -- 40 5 120 60 3 16.5 23.65 68 0.2 Unit V V V V V V V A mA mA A VRMS VRMS Hz VRD VRD FR REN RT = 0 RT = 1 *Note: The ring signal is guaranteed to not be detected below the minimum. The ring signal is guaranteed to be detected above the maximum. Preliminary Rev. 0.9 5 SI2401 Table 3. DC Characteristics* (VD = 3.0 to 3.6 V, TA = 0 to 70C for F-Grade) Parameter High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Low Level Output Voltage, GPIO1-4 Input Leakage Current Pullup Resistance Pins 5,7,11,14 Power Supply Current, Digital Power Supply Current, DSP Powerdown Power Supply Current, Wake-On-Ring Power Supply Current, Total Powerdown Symbol VIH VIL VOH VOL VOL IL RPU ID ID ID ID Test Condition Min 2.0 -- Typ -- -- -- -- -- -- 100 10 8 7 100 Max -- 0.8 -- 0.35 0.6 10 200 15 12 10 -- Unit V V V V V A k mA mA mA A IO = -2 mA IO = 1 mA IO = 10 mA 2.4 -- -- -10 50 VD pin VD pin VD pin VD pin -- -- -- -- *Note: Measurements are taken with inputs at rails and no loads on outputs. TIP + 600 IL 10 F Si3010 VTR - RING Figure 1. Test Circuit for Loop Characteristics 6 Preliminary Rev. 0.9 SI2401 Table 4. AC Characteristics (VD = 3.0 to 3.6 V, TA = 0 to 70 C for F-Grade, Fs = 8 kHz) Parameter Sample Rate Clock Input Frequency Clock Input Frequency Transmit Frequency Response Receive Frequency Response Receive Frequency Response Transmit Full Scale Level1 Symbol Fs FXTL FXTL Test Condition default >10 k resistor between pin 11 and GND Low -3 dBFS Corner Low -3 dBFS Corner, FILT = 0 Low -3 dBFS Corner, FILT = 1 Min -- -- -- -- -- -- -- -- Typ 8 4.9152 27 0 5 200 1 1 80 80 80 -72 -78 -78 -78 50 Max -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Unit kHz MHz MHz Hz Hz Hz VPEAK VPEAK dB dB dB dB dB dB dB dB VFS VFS DR DR DR THD THD THD THD DRCID ILIM = 0, DCV = 11, MINI=00 DCR = 0, IL = 100 mA ILIM = 0, DCV = 00, MINI=11 DCR = 0, IL = 20 mA ILIM = 1, DCV = 11, MINI=00 DCR = 0, IL = 50 mA ILIM = 0, DCV = 11, MINI=00 DCR = 0, IL = 100 mA ILIM = 0, DCV = 00, MINI=11 DCR = 0, IL = 20 mA ILIM = 0, DCV = 00, MINI=11 DCR = 0, IL = 20 mA ILIM = 1,DCV = 11, MINI=00 DCR = 0, IL = 50 mA VIN = 1 kHz, -13 dBFS Receive Full Scale Level1,2 Dynamic Range3 Dynamic Range3 Dynamic Range3 Transmit Total Harmonic Distortion4 Transmit Total Harmonic Distortion4 Receive Total Harmonic Distortion4 Receive Total Harmonic Distortion4 Dynamic Range (Caller ID mode) -- -- -- -- -- -- -- -- Notes: 1. Measured at TIP and RING with 600 termination at 1 kHz, as shown in Figure 1 on page 6. 2. Receive full scale level produces -0.9 dBFS at DTX. 3. DR = 20 x log (rms VFS/rms Vin) + 20 x log (rms Vin/rms noise). 4. THD = 20 x log (rms distortion/rms signal).Vin = 1 kHz, -3 dBFS. Preliminary Rev. 0.9 7 SI2401 Table 5. Absolute Maximum Ratings Parameter DC Supply Voltage Input Current, SI2401 Digital Input Pins Digital Input Voltage CLKIN/XTALI Input Voltage Operating Temperature Range Storage Temperature Range Symbol VD IIN VIND VXIND TA TSTG Value -0.5 to 4.1 10 -0.3 to 5.3 -0.3 to (VD + 0.3) -10 to 100 -40 to 150 Unit V mA V V C C Note: Permanent device damage may occur if the above absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 8 Preliminary Rev. 0.9 SI2401 Table 6. Switching Characteristics (VD = 3.0 to 3.6 V, TA = 0 to 70 C for F-Grade) Parameter Baud Rate Accuracy CTS Active to Start Bit RESET Pulse Width RESET to TXD Symbol tcsb trl trs Min -1 10 1 3 Typ -- -- -- -- Max 1 -- -- -- Unit % ns ms ms Note: All timing is referenced to the 50% level of the waveform. Input test levels are VIH = 2.0 V, VIL = 0.8 V Receive Timing RXD 8-Bit Data Mode (Default) Start D0 D1 D2 D3 D4 D5 D6 D7 Stop RXD 9-Bit Data Mode Start D0 D1 D2 D3 D4 D5 D6 D7 D8 Stop TXD 8-Bit Data Mode (Default) Start D0 D1 Transmit Timing D2 D3 D4 D5 D6 D7 Stop TXD 9-Bit Data Mode Start D0 D1 D2 D3 D4 D5 D6 D7 D8 Stop tcsb tsbc CTS RESET TXD trl trs Note: Baud rates (programmed through register SE0) are as follows: 300,1200, 2400, 9600, 19200, 38400, 115200, and 307200 Hz. Figure 2. Asynchronous UART Serial Interface Timing Diagram Preliminary Rev. 0.9 9 4 1 VD 2 GND VA 12 13 IGND 15 11 SC 10 Refer to AN67 for layout guidelines. Please submit layout to Silicon Labs for review prior to PCB fabrication. No Ground Plane In DAA Section C50 External crystal option C7 C4 C40 U2 SI2401 VDD ACT RX C41 R1 EN55022 Conducted Disturbance Surge Protection Emissions option R16 RING FB2 D1 U6 Y1 XTALI/CLKIN + R10 DC Term R11 R12 C1 Q5 Q1 + Hookswitch 1 3 Hookswitch/DCT GPIO1/EOFR/VCNT/RXCLK GPIO2/CD_ GPIO3/ESC GPIO4/AOUT/INT_ GPIO5/RI_ 16 15 14 11 3 XTALO DCT3 5 C1B R5 Q2 R2 R4 R3 Q3 Q4 Z1 C10 R6 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 2 DCT 14 2 C1A 10 Typical Application Schematic RV1 RXD TXD CTS_ R13 C2 5 6 7 9 C2B DCT2 QB QE2 QE Bias RXD TXD CTS C2A Emissions option RESET_ 8 6 16 13 12 1 TIP C3 FB1 R15 RESET SI2401 Isolation 4 IB VREG RNG2 VREG2 Ring Detect/CID R7 R9 C5 C6 R8 Bypass C51 7 9 10 8 Preliminary Rev. 0.9 RNG1 Si3010/18 C9 C8 EMI/EMC Capacitors SI2401 Bill of Materials: SI2401/10 Chipset Component C1, C2 C3 C4 C5, C6, C50 C7 C8, C9 C10 C40, C41 C51 D1, D22 FB1, FB2 Q1, Q3 Q2 Q4, Q5 RV1 R1 R2 R3 R4 R5, R6 R7, R8 R9 R10 R11 R12, R13 R15, U1 U2 Y11,5 Z1 3 1 Value 33 pF, Y2, X7R, 20% 10 nF, 250 V, X7R, 20% 1.0 F, 50 V, Tant/Elect, 20% 0.1 F, 16 V, X7R, 20% 2.7 nF, 50 V, X7R, 20% 680 pF, Y2, X7R, 10% 0.01 F, 16 V, X7R, 20% 33 pF, 16 V, X7R, 20% 0.22 F, 16 V, X7R, 20% Dual Diode, 225 mA, 300 V, CMPD2004S Ferrite Bead, BLM21AG601SN1 NPN, 300 V, MMBTA42 PNP, 300 V, MMBTA92 NPN, 80 V, 330 mW, MMBTA06 Sidactor, 275 V, 100 A 1.07 k, 1/2 W, 1% 150 , 1/16 W, 5% 3.65 k, 1/2 W, 1% 2.49 k, 1/2 W, 1% 100 k, 1/16 W, 5% 20 M, 1/16 W, 5% 1 M, 1/16 W, 1% 536 , 1/4 W, 1% 73.2 , 1/2 W, 1% 0 , 1/16 W 0 , 1/16 W SI2401 Si3010 4.9152 MHz, 20 pF, 100 ppm, 150 ESR Zener Diode, 43 V, 1/2 W, BZX84C43 Supplier(s) Panasonic, Murata, Vishay Venkel, SMEC Venkel, SMEC Venkel, SMEC Venkel, SMEC Panasonic, Murata, Vishay Venkel, SMEC Venkel, SMEC Venkel, SMEC Central Semiconductor Murata OnSemi, Fairchild OnSemi, Fairchild OnSemi, Fairchild Teccor, Protek, ST Micro Venkel, SMEC, Panasonic Venkel, SMEC, Panasonic Venkel, SMEC, Panasonic Venkel, SMEC, Panasonic Venkel, SMEC, Panasonic Venkel, SMEC, Panasonic Venkel, SMEC, Panasonic Venkel, SMEC, Panasonic Venkel, SMEC, Panasonic Venkel, SMEC, Panasonic Venkel, SMEC, Panasonic Silicon Labs Silicon Labs ECS Inc., Siward On Semi R164 Notes: 1. In STB applications, C40, C41, and Y1 can be removed when using the 27 MHz clock input feature. See "Clock Generation Subsystem" on page 20. 2. Several diode bridge configurations are acceptable. For example, a single DF04S or four 1N4004 diodes may be used. 3. 56 , 1/16 W, 1% resistor may be substituted for R12-R13 (0 ) to decrease emissions. 4. Murata BLM21AG601SN1 may be substituted for R15-R16 (0 ) to decrease emissions. 5. To ensure compliance with ITU specifications, frequency tolerance must be less than 100 ppm including initial accuracy, 5-year aging, 0 to 70 C, and capacitive loading. 50 ppm initial accuracy crystals typically satisfy this requirement. Preliminary Rev. 0.9 11 SI2401 Functional Description The SI2401 is a complete modem chipset with integrated direct access arrangement (DAA) that provides a programmable line interface to meet global telephone line requirements. Available in two 16-pin small-outline packages, this solution includes a DSP data pump, modem controller, codec, and DAA. The modem accepts simple modem AT commands and provides connect rates up to 2400 bps full-duplex over the Public Switched Telephone Network (PSTN) with V.42 hardware support through HDLC framing. To minimize handshake times, the SI2401 can implement a V.22-based fast connect. The modem also supports the V.23 reversing protocol and standard alarm formats including SIA. This device is ideal for embedded modem applications due to its small board space, low power consumption, and global compliance. The SI2401 solution integrates a silicon DAA using Silicon Laboratories' proprietary thirdgeneration DAA technology. This highly-integrated DAA can be programmed using the Si3010 to meet worldwide PTT specifications for ac termination, dc termination, ringer impedance, and ringer threshold. The DAA can also monitor line status for parallel handset detection and overcurrent conditions. The SI2401 is designed for rapid assimilation into existing modem applications. The device interfaces directly through a UART to a microcontroller. The SI2401URT-EVB evaluation board connects directly to a standard RS-232 interface. This allows for evaluation of the modem immediately upon powerup via HyperTerminal or any standard terminal software. The chipset can be fully programmed to meet international telephone line interface requirements with full compliance to FCC, TBR21, JATE, and other country-specific PTT specifications. In addition, the SI2401 has been designed to meet the most stringent worldwide requirements for out-of-band energy, billingtone immunity, high voltage surges, and safety requirements. Table 7. Selectable Configurations Configuration V.21 V.22* V.22bis* V.23 V.23 Bell 103 Bell 212A Security SIA--Pulse SIA Format Modulation FSK DPSK QAM FSK FSK DPSK DTMF Pulse FSK Carrier Frequency (Hz) 1080/1750 1200/2400 1200/2400 1300/2100 1300/1700 1170/2125 1200/2400 -- -- 1170/2125 Data Rate (bps) 300 1200 2400 1200/75 600/75 300 1200 40 Low 300 half-duplex Standard Compliance Full Full No retrain Full; plus reversing (Europe) Full Full Full Full 300 bps only *Note: The SI2401 only adjusts its DCE rate from 2400 bps to 1200 bps if it is connecting to a V.22-only (1200 bps only) modem. Because the V.22bis specification does not outline a fallback procedure, the host should implement a fallback mechanism consisting of hanging up and connecting at a lower baud rate. Retraining to accommodate changes in line conditions that occur during a call must be implemented by terminating the call and redialing. 12 Preliminary Rev. 0.9 SI2401 Serial Interface The SI2401 has a universal asynchronous receiver/ transmitter (UART) serial interface compatible with standard microcontroller serial interfaces. After powerup or reset, the speed of the serial (Data Terminal Equipment--DTE) interface is set by default to 2400 bps with the 8-bit, no parity, and one-stop bit (8N1) format described below. The serial interface DTE rate can be modified by writing SE0[2:0] (SD) with the value corresponding to the desired DTE rate. (See Table 8.) This is accomplished with the command, ATSE0=xx, where xx is the hexadecimal value of the SE0 register. Table 9. Modem Configuration Examples (S07[7] (HDEN) = 0, S07[6] (BD) = 0) Modem Protocol V.22bis V.22 V.21 Bell 212A Bell 103 V.23 (1200 tx, 75 rx) V.23 (75 tx, 1200 rx) V.23 (600 tx, 75 rx) V.23 (75 tx, 600 rx) Register S07 Values 0x06 0x02 0x03 0x00 0x01 0x14 0x24 0x10 0x20 Table 8. DTE Rates DTE Rate (bps) 300 1200 2400 9600 19200 38400 115200 307200 SE0[2:0] (SD) 000 001 010 011 100 101 110 111 Immediately after the ATSE0=xx string is sent, the host UART must be reprogrammed to the new DTE rate in order to communicate with the SI2401. The carriage return character following the ATSE0=xx string must be sent at the new DTE rate to observe the "O" response code. See Table 12 on page 21 for the response code summary. As shown in Figure 3, 8-bit and 9-bit data modes refer to the DTE format over the UART. Line data formats are configured through registers S07 (MF1) and S15 (MLC). If the number of bits specified by the format differs from the number of bits specified by the DCE data communications equipment or line (DTE) format, the MSBs are either dropped or bit-stuffed, as appropriate. For example, if the DTE format is 9 data bits (9N1), and the line data format is 8 data bits (8N1), the MSB from the DTE is dropped as the 9-bit word is passed from the DTE side to the DCE (line) side. In this case, the dropped ninth bit can then be used as an escape mechanism. However, if the DTE format is 8N1, and the line data format is 9N1, an MSB equal to 0 is added to the 8-bit word as it is passed from the DTE side to the DCE side. The SI2401 UART does not continuously check for stop bits on the incoming digital data. Therefore, if the TXD pin is not high, the RXD pin may echo meaningless characters to the host UART. This requires the host UART to flush its receiver FIFO upon initialization. Configurations and Data Rates The SI2401 can be configured to any of the Bell and CCITT operation modes listed in Table 9. When configured for V.22bis, the modem connects at 1200 bps if the far end modem is configured for V.22. This device also supports SIA and other protocols for the security industry. Table 7 provides the modulation method, carrier frequencies, data rate, baud rate, and notes on standard compliance for each modem configuration of the SI2401. Table 9 shows example register settings (S07) for some of the modem configurations. SI2401 TXD RXD DTE Interface Data Rate: SE0[2:0] (SD) Data Format: SE0[3] (ND) Si3010 RJ11 DCE (Line) Interface Data Rate: S07 (MF1) Data Format: S15 (MLC) Figure 3. Link and Line Data Formats Preliminary Rev. 0.9 13 SI2401 Command/Data Mode Upon reset, the modem is in command mode and accepts AT-style commands. An outgoing modem call can be made using the "ATDT#" (tone dial) or "ATDP#" (pulse dial) command after the device is configured. If the handshake is successful, the modem responds with the "c", "d", or "v" string and enter data mode. (The byte following the "c", "d", or "v" is the first data byte.) At this point, AT-style commands are not accepted. There are three methods that may be used to return the SI2401 to command mode: Use the ESC pin--To program the GPIO3 pin to function as an ESCAPE input, set GPIO3 SE2[5:4] = 11. In this setting, a positive edge detected on this pin returns the modem to command mode. The "ATO" string can be used to re-enter data mode. Use 9-bit data mode--If 9-bit data format with escape is programmed, a 1 detected on bit 9 returns the modem to command mode. (See Figure 2 on page 9.) This is enabled by setting SE0[3] (ND) = 1 and S15[0] (NBE) = 1. The ATO string can be used to reenter data mode. Ninth bit escape does not work in the security modes. Use "+++"--The escape sequence is a sequence of three escape characters that are set in S-register S0F ("+" characters by default). If the ISOmodem(R) chipset detects the "+++" sequence and detects no activity on the UART before or after the "+++" sequence for a time period set by S-register S10, it returns to command mode. To disable this escape sequence, set S-register S10=FF. To remove the time-dependent behavior, set S-register S10=00. Whether using an escape method or not, when the carrier is lost, the modem automatically returns to command mode and reports "N". 8-Bit Data Mode (8N1) The 8-bit data mode is the default mode after powerup or reset and is set by SE0[3] (ND) = 0b. It is asynchronous, full duplex, and uses a total of 10 bits including a start bit (logic 0), eight data bits, and a stop bit (logic 1). Data received from the remote modem is transferred from the SI2401 to the host on the RXD pin. Data transfer to the host begins when the SI2401 asserts a logic 0 start bit on RXD. Data is shifted out of the SI2401 LSB first at the DTE rate determined by the SE0[2:0] (SD) setting and terminates with a stop bit. Data from the host for transmission to the remote modem is shifted to the SI2401 on TXD beginning with a start bit, LSB first at the DTE rate determined by the SE0[2:0] setting and terminates with a stop bit. After the middle of the stop bit time, the SI2401 begins looking for a logic 1 to logic 0 transition signaling the start of the next character on TXD to be sent to the line (remote modem). 9-Bit Data Mode (9N1) The 9-bit data mode is set by SE0[3] (ND) = 1. It is asynchronous, full duplex, and uses a total of 11 bits including a start bit (logic 0), 9 data bits, and a stop bit (logic 1). Data received from the line (remote modem) is transferred from the SI2401 to the host on the RXD pin. Data transfer to the host begins when the SI2401 asserts a logic 0 start bit on RXD. Data is shifted out of the SI2401 LSB first at the DTE rate determined by the SE0[2:0] (SD) setting and terminates with a stop bit. Data from the host for transmission to the line (remote modem) is shifted to the SI2401 on TXD beginning with a start bit, LSB first at the DTE rate determined by the S-Register SE0[2:0] (SD) setting, and terminates with a stop bit. After the middle of the stop bit time, the SI2401 begins looking for a logic 1 to logic 0 transition signaling the start of the next character on TXD to be sent to the line (remote modem). The ninth data bit may be used to indicate an escape by setting S15[0] (NBE) = 1. In this mode, the ninth data bit is normally set to 0 when the modem is online. When the ninth data bit is set to 1, the modem goes offline into command mode, and the next frame is interpreted as an AT command. Data mode can be reentered using the ATO command. Flow Control No flow control is needed if the DTE rate and DCE rate are the same. If the serial link (DTE) data rate is set higher than the line (DCE) rate of the modem, flow control is required to prevent loss of data to the transmitter. To control data flow, the clear-to-send (CTS) pin is used. When CTS is asserted, the SI2401 is ready to accept a character. While CTS is negated, no data should be sent to the SI2401 on TXD. To simplify flow control, the SI2401 has an integrated ten character transmit FIFO and allows for two different CTS reporting methods. By default, the CTS pin is negated as soon as a start bit is detected on the TXD pin and remains negated until the modem is ready to accept another character (see Figure 2 on page 9.) By setting SFC7[7]=1 (CTSM), CTS is negated when the FIFO is 70% full and is reasserted when the FIFO is 30% full. 14 Preliminary Rev. 0.9 SI2401 Low Power Modes The SI2401 has three low-power modes: DSP Powerdown. The DSP processor can be powered down by setting register SEB[3] (PDDE) = 1. In this mode, the serial interface still functions, and the modem detects ringing and intrusion. However, no modem modes or tone detection features function. Wake-Up-On-Ring. By issuing the ATz command, the SI2401 goes into a low-power mode where both the microcontroller and DSP are powered down. Only an incoming ring, a low TXD signal, or a total reset will power up the chip again. Return from wake-on-ring triggers the INT pin if S09[6] Register Country Australia Brazil 1 (WOR) = 1 (WOR = 0b by default). Total Powerdown. Setting SF1[5] = 1 and SF1[6] = 1 places the SI2401 into a total powerdown mode. All logic is powered down including the crystal oscillator and clock-out pin. Only a hardware reset can restart the SI2401. Global DAA Operation The SI2401 chipset contains an integrated silicon direct access arrangement (silicon DAA) that provides a programmable line interface to meet international telephone line requirements. Table 10 gives the DAA register settings required to meet various country PTT standards. Table 10. Country-Specific Register Settings SF5 OHS 10 00 00 00 00 00 4 SF6 RZ 0 0 0 0 0 0 0 0 0 0 1 1 1 RT 0 0 0 0 0 0 0 0 0 0 1 0 0 MINI[1:0] DCV[1:0] ACT[3:0] 00 00 11 11 11 11 00 11 11 00 11 11 11 00 00 11 11 11 11 00 11 11 00 11 11 11 0011 0000 0011 0011 0000 0011 0000 0100 0011 0000 0000 0000 0000 ILIM 0 0 1 0 0 1 0 0 1 0 0 0 0 TBR212 Czech Republic FCC 3 Latvia Malaysia Nigeria Philippines Poland, Slovenia South Africa South Korea New Zealand 00 00 00 00 00 10 00 Notes: 1. The following countries require the same settings as Brazil: Armenia, China, Egypt, Georgia, Japan, Jordan, Kazakhstan, Kyrgyzstan, Malaysia, Moldova, Oman, Pakistan, Qatar, Russia, Syria, Taiwan, Thailand, Ukraine. 2. The following countries require the same settings as TBR21: Austria, Bahrain, Belgium, Bulgaria, Croatia, Cyprus, Denmark, Estonia, European Union, Finland, France, Germany, Greece, Guadeloupe, Iceland, Ireland, Israel, Italy, Lebanon, Liechtenstein, Luxembourg, Malta, Martinique, Morocco, Netherlands, Norway, Polynesia (French), Portugal, Reunion, Spain, Sweden, Switzerland, Turkey, and the United Kingdom. 3. The following countries require the same settings as FCC: Argentina, Brunei, Canada, Chile, Columbia, Dubai, Equador, El Salvador, Guam, Hong Kong, Hungary, India, Indonesia, Kuwait, Macao, Mexico, Peru, Puerto Rico, Romania, Saudi Arabia, Singapore, Slovakia, Tunisia, UAE, USA, Venezuela, Yemen. 4. Supported for loop current 20mA. Preliminary Rev. 0.9 15 SI2401 Parallel Phone Detection The ISOmodem(R) chipset is able to detect when another telephone, modem, or other device is using the phone line. This allows the host to avoid interrupting another phone call when the phone line is already in use and to intelligently handle an interruption when the ISOmodem chipset is using the phone line. On-Hook Intrusion Detection When the ISOmodem chipset is sharing the telephone line with other devices, it is important that it not interrupt a call in progress. To detect when another device is using the shared telephone line, the host can use the ISOmodem chipset to monitor the TIP-RING dc voltage with the LVS[7:0] bits (SDB). The LVS[7:0] bits have a resolution of 1 V per bit with an accuracy of approximately 10%. Bits 0 through 6 of this 8-bit signed 2's complement number indicate the value of the line voltage, and the sign bit (bit 7) indicates the polarity of TIP and RING. When all devices on a particular telephone line are onhook, there is no loop current flowing through TIP and RING. Therefore, the voltage across TIP and RING is at a maximum. (On most telephone lines, this on-hook voltage is a minimum of 40 V.) Once a device goes offhook, current flows through TIP and RING on that device, and the TIP-RING voltage drops appreciably. (On most telephone lines, this off-hook voltage is a maximum of 20 V.) If the host checks the TIP-RING voltage via LVS before causing the ISOmodem chipset to dial out or go offhook, the host can determine if another device is using the telephone line. One way to do this is to verify that the voltage represented in LVS is above some fixed threshold, such as 30 V. Off-Hook Intrusion Detection After it has been determined that it is safe to use the phone line without interrupting a call, the host can instruct the ISOmodem chipset to begin a call or go offhook. However, once the call has begun and the ISOmodem chipset is in data mode, the serial port is used for modem data making it difficult for the host to monitor registers. Therefore, when the ISOmodem chipset is off-hook, an algorithm is implemented to automatically monitor the TIP-RING loop current via the LCS register (SF3). Because the TIP-RING voltage drops significantly when off-hook, TIP-RING current is a better indicator of another device using the phone line. The LCS[7:0] bits have a resolution of 1.1 mA per bit. An LCS register value of 0x00 indicates less than the required loop current is present, and a value of 0xFF indicates excessive current draw (>120 mA if ILIM = 0 or >60 mA if ILIM = 1). The user can read these bits directly through the LCS register. Upon detecting an intrusion, an "i" result code is sent to the host if it is in the call negotiation stage or command mode. Otherwise, the modem can be programmed to generate an interrupt to notify the host of the intrusion. The off-hook intrusion algorithm monitors the value of LCS (SF3) at a sample rate determined by the DGSR (SDF, bits 6:0) register (40 ms units). The algorithm compares each LCS sample to the reference value in the ACL register (S12). If LCS is lower than ACL by an amount greater than DCL (S11, bits 4:0), the algorithm waits for another LCS sample, and if the next LCS sample is also lower than ACL by an amount greater than DCL, an interrupt occurs. This helps the ISOmodem chipset avoid a false parallel phone detection (PPD) interrupt due to glitches on the phone line. The ACL is continually updated with the value of LCS as outlined below. The algorithm can be outlined as follows: If LCS(t) = LCS(t - 40 ms x DGSR) and LCS(t) - ACL > DCL then ACL = LCS(t) If (ACL - LCS[t - 40 ms x DGSR]) > DCL) and (ACL - LCS[t]) > DCL) then an intrusion is sent to the host. The very first sample of LCS the algorithm uses after going off-hook does not have any previous samples for comparison. If LCS was measured during a previous call, this value of LCS may be used as an initial reference. ACL may be written by the host with this known value of LCS. If ACL is non-zero, the ISOmodem chipset uses ACL as the first valid LCS sample in the off-hook intrusion algorithm. If ACL is 0 (default after reset), the ISOmodem chipset ignores the register and does not begin operating the algorithm until two LCS samples have been received. Additionally, immediately after a modem call, ACL is updated automatically with the last valid LCS value before a parallel phone detection (PPD) intrusion or going back on-hook. The off-hook intrusion algorithm does not begin to operate immediately after going off-hook. This is to avoid triggering an interrupt due to transients resulting from the ISOmodem chipset itself going from on-hook to off-hook. The time that elapses between the ISOmodem chipset going off-hook and the intrusion algorithm starting defaults to one second and may be adjusted via the IST register (S82, bits 7:4). If ACL is written to a non-zero value before going off-hook, a parallel phone intrusion that occurs during this IST interval and 16 Preliminary Rev. 0.9 SI2401 sustains through the end of the interval triggers an interrupt.7 The off-hook intrusion algorithm may additionally be disabled for a period of time after dialing begins via the IB register (S82, bits 2:1). This avoids triggering an interrupt due to pulse dialing, open-switch intervals, or line transients from central office switching. Intrusion may be disabled from the start of dialing to the end of dialing (IB = Dlb), from the start of dialing to the timeout of the IS (S29, bits 7:0) by setting IB = 10b(IB = 2) or from the start of dial to carrier detect by setting IB = 11. The off-hook intrusion algorithm is only suspended (not disabled) during this IB interval. Therefore, any intrusion that occurs during the IB interval and sustains through the end of the interval triggers a PPD interrupt. programmed as INT and the overcurrent mask bit is enabled by setting S08[1](OCDM) = 1, INT asserts during an overcurrent situation. The host may then check S09[1] (OCD) via the AT:I command to confirm that an overcurrent condition occurred. Caller ID Decoding Operation The SI2401 supports full caller ID detection and decode for US Bellcore and UK standards. To use the caller ID decoding feature, the following configuration is necessary: 1. Set SE0[3] (ND) = 0b (set modem to 8N1 configuration). 2. Set S0C[6:5] (CIDM) = 01 (set modem to Bellcore type caller ID) or S13[2] (CIDB) = 1 (set modem to UK type caller ID). Interrupt Detection The INT interrupt pin can be programmed to alert the host of loss-of-carrier, loss-of-phone-line voltage/ current, parallel phone detection, and other interrupts listed in the interrupt status mask (S08). After the host receives an interrupt via the INT pin, the host should issue the AT:I command. This command causes a readclear of the WOR, PPD, NLD, RI, OCD, and REV bits of the S09 register and raises (deactivates) the INT pin. All the interrupt status bits in register S09 remain high after being set until cleared by the AT:I command. Loop Current Detection In addition to monitoring parallel phone intrusion, it is possible to monitor the loss of loop current. This feature can be enabled by setting S08[4] (NLDM) = 1. This feature is disabled by default. If the loop current is too low for normal DAA operation, S09[4] (NLD) is set. During this event, if the NLR result code is enabled by setting S62[1](NLR) = 1, the "l" result code is sent. Once the loop current returns to a normal current state, the "L" result code is sent. The INT pin is also asserted if enabled. Loss-of-Carrier Detection The SI2401 has two methods of implementing a loss-ofcarrier function. If GPIO4 is programmed as INT and if S08[7](CDM)=1, INT asserts in data mode when a lossof-carrier is detected. The carrier detect function may also be implemented on GPIO2 by setting SE2[3:2] (GPIO2) = 01 and SOC[7](CDE) = 1. Overcurrent Detection The SI2401 has an integrated overcurrent detection feature. The SI2401 begins monitoring for an overcurrent condition at a programmable time set by S32 (OCDT) after going off-hook (default = 20 ms). If an overcurrent condition is detected, the SI2401 sets S09[1] interrupt status. As long as GPIO4 is Caller ID Monitor/Bellcore Caller ID The SI2401 continuously monitors the phone line for the caller ID mark signals. This can be useful in systems that require detection of caller ID data before the ring signal, voice mail indicator signals, and Type II caller ID monitor support. To force the SI2401 into caller ID monitor mode, set SOC[6:5] (CIDM) = 11. Note: CIDM should be disabled before going off-hook. UK Caller ID Operation The SI2401 starts searching for the Idle State Tone Alert Signal. When this signal has been detected, the SI2401 transmits an "a" to the host. After the Idle State Tone Alert Signal is completed, the SI2401 applies the wetting pulse for the required 15 ms by quickly going off-hook and on-hook. From this point on, the algorithm is identical to that of Bellcore in that it searches for the channel seizure signal and the marks before echoing an "m" and then reports the decoded caller ID data. V.23 Operation/V.23 Reversing The SI2401 supports full V.23 operation including the V.23 reversing procedure. V.23 operation is enabled by setting S07 (MF1) = xx10xx00b or xx01xx00b. If S07[5] (V23R) = 1, the SI2401 transmits data at 75 bps and receives data at 600 or 1200 bps. If S07[4] (V23T) = 1, the SI2401 receives data at 75 bps and transmits data at 600 or 1200 bps. S07[2] (BAUD) is the 1200 or 600 bps indicator. BAUD = 1 enables the 1200/600 V.23 channel to run at 1200 bps, while BAUD = 0b enables 600 bps operation. When a V.23 connection is successfully established, the modem responds with a "c" character if the connection is made with the modem transmitting at 1200/600 bps and receiving at 75 bps. The modem responds with a "v" character if a V.23 connection is established with the modem transmitting at 75 bps and receiving at 1200/ 600 bps. The SI2401 supports the V.23 turnaround procedure. Preliminary Rev. 0.9 17 SI2401 This allows a modem that is transmitting at 75 bps to initiate a "turnaround" procedure so that it can begin transmitting data at 1200/600 bps and receiving data at 75 bps. The modem is defined as being in V.23 master mode if it is transmitting at 75 bps, and it is defined as being in slave mode if the modem is transmitting at 1200/600 bps. The following paragraphs give a detailed description of the V.23 turnaround procedure. Modem in Master Mode To perform a direct turnaround once a modem connection is established, the master host goes into online-command-mode by sending an escape command (Escape pin activation, TIES, or ninth bit escape) to the master modem. Note: The host can initiate a turnaround only if the SI2401 is the master. of the INT condition by using 9-bit data mode. Setting S15[0] (NBE) = 1 and S0C[3] (9BF) = 0b configures the ninth bit on the SI2401 TXD path to function exactly as the INT pin has been described. V.42 HDLC Mode The SI2401 supports V.42 through hardware HDLC framing in all modem data modes. Frame packing and unpacking including opening and closing flag generation and detection, CRC computation and checking, zero insertion and deletion, and modem data transmission and reception are all performed by the SI2401. V.42 error correction and V.42bis data compression must be performed by the host. The digital link interface in this mode uses the same UART interface (8-bit data and 9-bit data formats) as in the asynchronous modes, and the ninth data bit may be used as an escape by setting S15[0] (NBE) = 1. When using HDLC in 9-bit data mode, if the ninth bit is not used as an escape, it is ignored. To use the HDLC feature on the SI2401, the host must enable HDLC operation by setting S13[1] (HDEN) = 1. The host may initiate the call or answer the call using either the "ATDT#", the "ATA" command or the autoanswer mode. (The auto-answer mode is implemented by setting register S00 (NR) to a non-zero value.) When the call is connected, a "c", "d", or a "v" is echoed to the host controller. The host may now send/receive data across the UART using either the 8-bit data or 9-bit data formats with flow control. At this point, the SI2401 begins framing data into the HDLC format. On the transmit side, if no data is available from the host, the HDLC flag pattern is sent repeatedly. When data is available, the SI2401 computes the CRC code throughout the frame, and the data is sent with the HDLC zero-bit insertion algorithm. HDLC flow control operates in a similar manner to normal asynchronous flow control across the UART and is shown in Figure 4. To operate flow control (using the CTS pin to indicate when the SI2401 is ready to accept a character), a DTE rate higher than the line rate should be selected. The method of transmitting HDLC frames is as follows: 1. After the call is connected, the host should begin sending the frame data to the SI2401 using the CTS flow control to ensure data synchronicity. 2. When the frame is complete, the host should simply stop sending data to the SI2401. Since the SI2401 does not yet recognize the end-of-frame, it expects an extra byte and assert CTS as shown in Figure 4A. If CTS is used to cause a host interrupt, this final interrupt should be ignored by the host. 3. When the SI2401 is ready to send the next byte, if it has The host then sends the ATRO command to the SI2401 to initiate a V.23 turnaround and return to the online (data) mode. The SI2401 then changes its carrier frequency (from 390 Hz to 1300 Hz) and wait to detect a 390 Hz carrier for 440 ms. If the modem detects more than 40 ms of a 390 Hz carrier in a time window of 440 ms, it echoes the "c" response character. If the modem does not detect more than 40 ms of a 390 Hz carrier in a time window of 440 ms, it hangs up and echoes the "N" (no carrier) character as a response. Modem in Slave Mode Configure GPIO4 as INT (SE2[7:6] [GPIO4] = 11). The SI2401 performs a reverse turnaround when it detects a carrier drop longer than 20 ms. The SI2401 then reverses (changes its carrier from 1300 Hz to 390 Hz) and waits to detect a 1300 Hz carrier for 400 ms. If the SI2401 detects more than 40 ms of a 1300 Hz carrier in a time window of 400 ms, it sets the S09[7] bit, and the next character echoed by the SI2401 is a "v". If the SI2401 does not detect more than 40 ms of the 1300 Hz carrier in a time window of 400 ms, it reverses again and waits to detect a 390 Hz carrier for 440 ms. Then, if the SI2401 detects more than 40 ms of a 390 Hz carrier in a time window of 220 ms, it sets the S09[7] bit, and the next character echoed by the SI2401 is a "c". At this point, if the SI2401 does not detect more than 40 ms of the 390 Hz carrier in a time window of 440 ms, it hangs up, sets the S09[7] bit, and the next character echoed by the SI2401 is an "N" (no carrier). Successful completion of a turnaround procedure in master or slave mode automatically updates S07[4] (V23T) and S07[5] (V23R) to indicate the new status of the V.23 connection. To avoid using the INT pin, the host may also be notified 18 Preliminary Rev. 0.9 SI2401 not yet received any data from the host, it recognizes this as an end-of-frame, raise CTS, calculates the final CRC code, transmits the code, and begins transmitting stop flags. 4. After transmitting the first stop flag, the SI2401 lowers CTS indicating that it is ready to receive the next frame from the host. At this point, the process repeats as in Step 1. the SI2401 echoes "G" (good). If the checksum does not match, the SI2401 echoes "e" (error). Additionally, if the SI2401 detects an abort (seven or more contiguous ones), it echoes an "A". When the "G", "e", or "A" (referred to as a frame result word) is sent, the SI2401 raises the EOFR (end of frame receive) pin (see Figure 4B). The GPIO1 pin must be configured as EOFR by setting SE4[3] (GPE) = 1. In addition to using the EOFR pin to indicate that the byte is a frame result word, if in 9-bit data mode (set S15[0] (NBE) = 1), the ninth bit is raised if the byte is a frame result word. To program this mode, set S0C[3] (9BF) = 1 and SE0[3] (ND) = 1. 3. When the next frame of data is detected, EOFR is lowered, and the process repeats at Step 1. The method of receiving HDLC frames is as follows: 1. After the call is connected, the SI2401 searches for flag data. Then, once the first non-flag word is detected, the CRC is continuously computed, and the data is sent across the UART (8-bit data or 9-bit data mode) to the host after removing the HDLC zero-bit insertion. The DTE rate of the host must be at least as high as that of data transmission. HDLC mode only works with 8-bit data words; the ninth bit is used only for escape on TXD and end-of-frame received (EOFR) on RXD. 2. When the SI2401 detects the stop flag, it sends the last data word in the frame as well as the two CRC bytes and determine if the CRC checksum matches. Thus, the last two bytes are not frame data but are the CRC bytes, which can be discarded by the host. If the checksum matches, Host begins frame N To summarize, when receiving HDLC frames, the host begins receiving data asynchronously from the SI2401. When each byte is received, the host should check the EOFR pin (or the ninth bit). If the EOFR pin (or the ninth bit) is low, the data is valid frame data. If the EOFR pin (or the ninth bit) is high, the data is a frame result word. Host finished sending frame N Host begins frame N + 1 TXD Start Si2400 ready for byte 1 of frame N Frame N (CTS used as normal flow control.) Stop SI2401 detects end of frame N. SI2401 ready for byte 1 of frame N + 1. Start Frame N + 1 CTS Note: Figure not to scale. A. Frame Transmit RXD Start Receive Data Stop Start CRC Byte 1 Stop Start CRC Byte 2 Stop Start Frame Result Word Stop EOFR (or bit 9) B. Frame Receive Figure 4. HDLC Timing Preliminary Rev. 0.9 19 SI2401 Fast Connect In modem applications that require fast connection times, it is possible to reduce the length of the handshake. Additional modem handshaking control can be adjusted through the registers shown in Table 11. These registers are most useful if the user has control of both the originating and answering modems. When the fast connect settings are used, there may be unintended data received initially.The host must tolerate these bytes. Clock Generation Subsystem The SI2401 contains an on-chip clock generator. Using a single master clock input, the SI2401 can generate all modem sample rates necessary to support V.22bis, V.22/Bell212A, and V.21/Bell103 standards and a 9.6 kHz rate for audio playback. Either a 27 MHz or 4.9152 MHz clock on XTALI or a 4.9152 MHz crystal across XTALI and XTALO form the master clock for the SI2401. This clock source is sent to an internal phaselocked loop (PLL) that generates all necessary internal system clocks. The PLL has a settling time of ~1 ms. Data on RXD should not be sent to the device prior to settling of the PLL. By default, the SI2401 assumes a 4.9152 MHz clock input. If a 27 MHz clock on XTALI is used, a pulldown resistor <10 k must be placed between GPIO4 (SI2401, pin 11) and GND. Table 11. V.22/Bell212 Handshaking Control Registers Register Name Function Units Default Fast Connect S1E S1F S20 S21 S22 S23 S24 S34 S35 TATL ATTD UNL TSOD TSOL VDDL VDDH TASL RSOL Transmit Answer Tone Length Answer Tone to Transmit Delay Unscrambled Ones Length--V.22 Transmit Scrambled Ones Delay--V.22 Transmit Scrambled Ones Length--V.22 V.22/22b Data Delay Low V.22/22b Data Delay High Answer Tone Length (only used in S1E [TATL] = 0x00) Receive V.22 Scrambled Ones Length 1s 5/3 ms 5/3 ms 53.3 ms 5/3 ms 5/3 ms (256) 5/3 ms 5/3 ms 5/3 ms 0x03 0x2D 0x5D 0x09 0xA2 0xCB 0x08 0x5A 0xA2 00 00 00 00 00 00 00 F0 00 20 Preliminary Rev. 0.9 SI2401 AT Command Set The controller provides several vital functions including AT command parsing, DAA control, connect sequence control, DCE protocol control, intrusion detection, parallel phone off-hook detection, escape control, caller ID control and formatting, ring detect, DTMF control, call progress monitoring, and HDLC framing. The controller also writes to the control registers that configure the modem. Virtually all interaction between the host and the modem is done via the controller. The controller uses AT (ATtention) commands and S-Registers to configure and control the modem. The modem has two modes of operation: command mode and data mode. The SI2401 is asynchronous in both command mode and data mode. The modem is in command mode at powerup, after a reset, before a connection is made, after a connection is dropped, and during a connection after successfully "Escaping" from the data mode back to the command mode using one of the methods previously described. The following section describes the AT command set available in command mode. The SI2401 supports a subset of the typical modem AT command set since it is intended for use with a dedicated microcontroller instead of general terminal applications. AT commands begin with the letters AT and are followed directly (no space) by the command. (These commands are also case-sensitive.) All AT commands must be entered in upper case including AT except w##, r#, m#, q#, and z (wakeup-on-ring). AT commands can be divided into two groups: control commands and configuration commands. Control commands, such as ATD, cause the modem to perform an action (going off-hook and dialing). The value of this type of command is changed at a particular time to perform a particular action. For example, the ATDT1234 Command Line Execution The characters in a command line are executed one at a time. Unexpected command characters are ignored, but unexpected data characters may be interpreted incorrectly. After the modem has executed a command line, the result code corresponding to the last command executed is returned to the terminal or host. In addition to the "ATH" and "ATZ" commands, the commands that warrant a response (e.g., "ATSR?" or "ATI") must be the last in the string and followed by a This character is typed to end a command line. The value of the Note: Commands that do not require a response are executed immediately and do not need a Table 12. AT Command Set Summary Command Function A DT# DP# E H0 H1 I :I M O RO S w## r# m# Answer line immediately with modem Tone dial number Pulse dial number Local echo on/off Go on-hook (hang up modem) Go off-hook Chip revision Interrupt read and clear Speaker control options Return online V.23 reverse Read/write S-Registers Write S-Register in binary Read S-Register in binary Monitor S-Register in binary Preliminary Rev. 0.9 21 SI2401 Table 12. AT Command Set Summary q# V0 V1 Z z Read S-Register in binary Result code with no carriage return Result code with added carriage returns Software reset Wakeup on ring character is interpreted as an abort, and the SI2401 returns to command mode ready to accept AT commands. A line feed character immediately following the Automatic Tone/Pulse Dialing AT Command Set Description A Answer The "A" command makes the modem go off-hook and respond to an incoming call. This command is to be executed after the SI2401 has indicated a ring has occurred. (The SI2401 indicates an incoming ring by echoing an "R".) This command is aborted if any other character is transmitted to the SI2401 before the answer process is completed. Auto answer mode is entered by setting S00 (NR) to a non-zero value. NR indicates the number of rings before answering the line. Upon answering, the modem communicates by whatever protocol has been determined via the modem control registers in S07 (MF1). If no transmit carrier signal is received from the calling modem within the time specified in S39 (CDT), the modem hangs up and enters the idle state. D DT# DP# Dial Tone Dial Number. Pulse Dial Number. The SI2401 can be configured to attempt DTMF dialing and automatically revert to pulse dialing if it determines that the line is not DTMF-capable. This feature is best explained by the following example: If it is desired that the telephone number, 12345, be dialed, it is normally accomplished through either the ATDT12345 or the ATDP12345 command. In the force pulse dialing mode of operation, the following string should be issued instead: ATDT1,p12345 If the result code returned is "t," this indicates that the dialing was accomplished using DTMF dialing. If the result code returned is "tt,", it indicates that the dialing was accomplished using pulse dialing. In the above example, the SI2401 dials the first digit "1" using DTMF dialing. The "," is used to pause in order to ensure that the central office has had time to accept the DTMF digit "1". When the SI2401 processes the "p" command, it attempts to detect a dial tone. If a dial tone is detected, the DTMF digit "1" was not effective, hence, the line does not support DTMF dialing. Conversely, if the dial tone is not detected, the DTMF digit "1" was effective, and the line supports DTMF dialing. The character after the "p" may or may not be dialed depending on whether the DTMF digit "1" was effective or not. If the "1" was effective (DTMF mode), the character after the "p" is skipped. The next DTMF digit to be dialed is "2". Subsequent digits are all DTMF. If the "1" was not effective, the first character after the "p" (the "1") is pulse dialed, and subsequent digits are all pulse dialed. E Command Mode Echo The D commands make the modem dial a telephone call according to the digits and dial modifiers in the dial string following the command. A maximum of 64 digits is allowed. A DT command performs tone dialing, and a DP command performs pulse dialing. The ATH1 command can be used to go off-hook without detecting a dial tone or dialing. The dial string must contain only the digits "0-9", "*", "#", "A", "B", "C", "D", or the modifiers ";", "/", or ",". Other characters are interpreted incorrectly. The modifier "," causes a two second delay (added to the spacing value in S04) in dialing. The modifier "/" causes a 125 ms delay (added to the spacing value in S04) in dialing. The modifier ";" returns the device to command mode after dialing and must be the last character. If any character is received by the SI2401 between the ATDT# Tells the SI2401 whether or not to echo characters sent from the terminal. EO Does not echo characters sent from the terminal. E1 Echoes characters sent from the terminal. H0 Hangup Hang up and go into command mode (go offline). 22 Preliminary Rev. 0.9 SI2401 H1 Off-hook Chip Identification Go off-hook. I to echo the value of the S-register specified by R in hex format. R must be a hexidecimal number. Note: Two digits must always be entered for R. This command causes the modem to echo the chip revision for the SI2401 device. A = Revision A B = Revision B C = Revision C, etc. I6 w## Write S Register in Binary This command writes a register in binary format. The first byte following the "w" is the address in binary format and the second byte is the data in binary format. This is a more rapid method to write registers than the "SR=N" command and is recommended for use by a host microcontroller. r# Read S Register in Binary This command reads a register in binary format. The byte following the "r" is the address in binary format. The modem echoes the contents of this register in binary format. This is a more rapid method to read registers than the "SR?" command and is recommended for use by a host microcontroller. Notes: Display the ISOmodem(R) model number. "2401" = SI2401. :I Interrupt Read This command causes the ISOmodem chipset to report the contents of the interrupt status register (S09). The WOR, PPD, NLD, RI, OCD, and REV bits are also cleared, and the INT is deactivated on this read. M Speaker On/Off Options These options are used to control AOUT for use with a call progress monitor speaker. M0 1. w## and r# are not required to be on separate lines (i.e., no Speaker always off. M1 m# Monitor S Register in Binary Speaker on until carrier established. The modem sets SF4[3:2] (ARL) = 11 and SF4[1:0] (ATL) = 11 after a connection is established. M2 Speaker always on. M3 Speaker on after last digit dialed, off at carrier detect. O Return to Online Mode This command returns the modem to the online mode. It is frequently used after an escape sequence to resume communication with the remote modem. RO Turn-Around This command initiates a V.23 "direct turnaround" sequence and returns online. S SR=N S Register Control This command monitors a register in binary format. The byte following the "m" is the address in binary format. The SI2401 constantly transmits the contents of the register at the set baud rate until a new byte is transmitted to the device. The new byte is ignored and viewed as a stop command. The modem result codes should be disabled (as described above in r#) before using this command. q# Read S Register in Binary This command is exactly the same as the r# command; however, the response from the SI2401 is formatted as 0x55 followed by the contents of the register in binary. This guarantees that the register contents are always preceded by 0x55 and allows the result codes to remain enabled. V Result Code Options V0 Write an S register. This command writes the value "N" to the S-register specified by "R". "R" is a hexidecimal number, and "N" must also be a hexadecimal number from 00-FF. This command does not wait for a carriage return Note: Two digits must always be entered for both "R" and "N". Result codes reported according to Table 14. V1 Result codes reported with an additional carriage return and line feeds (default). Z Software Reset SR? Read an S register. This command causes the SI2401 The "Z" command initiates a software reset causing all registers, with the exception of E0, which controls the DTE settings, to default to their powerup value. Preliminary Rev. 0.9 23 SI2401 The hardware reset pin, RESET (SI2401, pin 8), is used to reset the SI2401 to factory default settings. z Wakeup on Ring (lower-case z) !1 Dial number and follow the DTMF security protocol. The format for this command is as follows: ATDT !2 The SI2401 enters a low-power mode in which the DSP and microcontroller are powered down. In this mode, only the line-side device (Si3010) and the isolation capacitor communication link are functional. An incoming ring signal or line transient causes the SI2401 to power up and echo an "R". Any character received on the RXD pin also causes the SI2401 to exit the wakeupon-ring state. Return from wake-on-ring can also be set to trigger the INT pin by setting S08[6] (WORM) = 1. Alarm Industry AT Commands The SI2401 supports a complete set of commands necessary for making connections in security industry systems. The SI2401 is configurable in two modes for these applications. The first mode uses DTMF messaging and is selected with the "!1" command. The second mode uses FSK transmit with a tone acknowledgement and is selected with "!2". The following are a few general comments about the use of "!" commands. Specific details for each command are given below. The first instance of the "!" must be on the same line as the ATDT or ATDP command. DRT must be set to data mode (SE4[5:4] (DRT) = 0b) before attempting to send tones after a "!" command. The three data-mode escape sequences ("+++", "escape" pin and "ninth-bit") only function in "!2" mode. However, using the "+++" or "ninth-bit" is not recommended because characters could be sent to and misinterpreted by the remote modem. Only the "escape pin" (SI2401, pin 14) is recommended for use in the "!2" mode. The "!1" mode has a special escape provision described below. The AT commands for Alarm Industry applications are described in Table 13. Table 13. AT Command Set Extensions for the Alarm Industry Command Function !1 !2 X1 X2 X3 Dial and switch to DTMF security mode Dial and switch to "SIA Format" SIA half-duplex mode search SIA half-duplex return online as transmitter SIA half-duplex return online as receiver Dial the number and follow the "SIA Format" protocol for Alarm System Communications. The modem dials the phone number and echoes "r" (ring), "b" (busy), and "c" (connect) as appropriate. "c" echoes only after the SI2401 detects the Handshake Tone and the speed synchronization signal is sent. The signaling is at 300 bps, half-duplex FSK. The host can 24 Preliminary Rev. 0.9 SI2401 send the first SIA block after the "c" is received. Once the block is transmitted, the modem can monitor for the acknowledge tone by completing the following sequence: 1. Place the SI2401 in the command mode by pulsing the ESCAPE pin (SI2401 pin 14). The "+++" and "ninth-bit" escape modes operate in the "!2" mode but are not recommended because they can send unwanted characters to the remote modem. 2. Issue the "ATX1" command to turn the modem transmitter off and begin monitoring for the acknowledgment tones. 3. Monitor for a positive (negative) acknowledgment "P" ("N") after the tone has been detected for at least 400 ms. 4. The modem, still in command mode, can be placed online as a transmitter by issuing the "ATX2" command or a receiver by issuing the "ATX3" command. If tonal acknowledgement is not used, the host can toggle the ESCAPE pin to place the SI2401 in the command mode and issue an "ATX2" or an "ATX3" command to reverse data direction. Table 14. Modem Result Codes Command Function a b c d f H I i K k L l m N n O R r t v x ^ , British Telecom Caller ID Idle Tone Alert Detected Busy Tone Detected Connect Connect 1200 bps (when programmed as V.22bis modem) Hookswitch Flash or Battery Reversal Detected Modem Automatically Hanging Up in !2, !1 Intrusion Completed (parallel phone back on-hook) Intrusion Detected (parallel phone offhook on the line) Kissoff Tone Detected Contact ID Kissoff Tone too long (!1) Phone Line Detected No Phone Line Detected Caller ID Mark Signal Detected No Carrier Detected No Dial tone (time-out set by CW [S02]) Modem OK Response Incoming Ring Signal Detected Ringback Tone Detected Dial Tone Connect 75 bps TX (V.23 originate only) Overcurrent State Detected After an Off-Hook Event Kissoff tone detection required Dialing Complete This sequence can be repeated for long messages. Modem Result Codes and Call Progress Table 14 shows the modem result codes that can be used in call progress monitoring. All result codes are a single character to speed up communication and ease host processing. Preliminary Rev. 0.9 25 SI2401 Automatic Call Progress Detection Manual Call Progress Detection The SI2401 has the ability to detect dial, busy, and ringback tones automatically. The following is a description of the algorithms that have been implemented for these three tones. Dial Tone. The dial tone detector looks for a dial tone after going off-hook and before dialing is initiated. This can be bypassed by enabling blind dialing (set S07[6] (BD) =1). After going off-hook, the SI2401 waits the number of seconds in S01 (DW) before searching for the dial tone. In order for a dial tone to be detected, it must be present for the length of time programmed in S1C (DTT). Once the dial tone is detected, dialing commences. If a dial tone is not detected within the time programmed in S02 (CW), the SI2401 hangs up and echoes an "n" to the user. Busy/Ringback Tone. After dialing has completed, the SI2401 monitors for Busy/Ringback and modem answer tones. The busy and ringback tone detectors both use the call progress energy detector. The registers that set the cadence for busy and ringback are listed in Table 15. SI2401 register settings for global cadences for busy and ringback tones are listed in Table 16. Because other call progress tones beyond those described above may exist, the SI2401 supports manual call progress. This requires the host to read and write the low-level DSP registers and may require realtime control by the host. Manual call progress may be required for detection of application-specific ringback, dial tone, and busy signals. The section on DSP lowlevel control should be read before attempting manual call progress detection. The call progress biquad filters can be programmed to have a custom frequency response and detection level (as described in "Low Level DSP Control"). Four dedicated user-defined frequency detectors can be programmed to search for individual tones. The four detectors have center frequencies that can be set by registers UDFD1-4 (see Table 18). SE5[6] [TDET] [SE8 = 0x02] Read Only Definition can be monitored, along with TONE, to detect energy at these userdefined frequencies. The default trip-threshold for UDFD1-4 is -43 dBm but can be modified with the DSP register, UDFSL. By issuing the "ATDT;" command, the modem goes offhook and returns to command mode. The user can then put the DSP into call progress monitoring by first setting SE8 = 0x02. Next, set SE5 (DSP2) = 0x00 so no tones are transmitted, and set SE6 (DSP3) to the appropriate code, depending on which types of tones are to be detected. Table 15. Busy and Ringback Cadence Registers Register Name Function Units S16 S17 S18 S19 S1A S1B BTON BTOF BTOD RTON RTOF Busy tone on time Busy tone off time Busy tone delta time Ringback tone on time Ringback tone off time 10 ms 10 ms 10 ms 53.333 ms 53.333 ms 53.333 ms RTOD Ringback tone delta time 26 Preliminary Rev. 0.9 SI2401 Table 16. SI2401 Global Ringer and Busy Tone Cadence Settings Country RTON S19 RTOF S1A RTOD S1B BTON S16 BTOF S17 BTOD S18 Australia Austria Belgium Brazil Bulgaria China Cyprus Czech Republic Denmark Finland France Germany Great Britain Greece Hong Kong, New Zealand Hungary Iceland India Ireland Italy, Netherlands, Norway, Thailand, Switzerland, Israel Japan, Korea Luxembourg Malaysia Malta Mexico Poland Portugal Singapore Spain Sweden Taiwan U.S., Canada (default) 0x07 0x12 0x12 0x12 0x12 0x12 0x1C 0x12 0x0E 0x0E 0x1C 0x12 0x07 0x12 0x07 0x17 0x16 0x07 0x07 0x12 0x12 0x12 0x07 0x00 0x12 0x12 0x12 0x07 0x1C 0x12 0x12 0x25 0x03 0x5D 0x38 0x4B 0x4B 0x4B 0x38 0x4B 0x8C 0x5D 0x41 0x4B 0x03 0x4B 0x03 0x46 0x58 0x03 0x03 0x4B 0x25 0x4B 0x03 0x00 0x4B 0x4B 0x5D 0x03 0x38 0x5D 0x25 0x4B 0x01 0x0A 0x06 0x08 0x08 0x08 0x06 0x08 0x0F 0x0A 0x07 0x08 0x01 0x08 0x01 0x0F 0x09 0x01 0x01 0x08 0x04 0x08 0x01 0x00 0x08 0x10 0x0A 0x01 0x06 0x0A 0x04 0x08 0x25 0x1E 0x32 0x19 0x14 0x23 0x32 0x18 0x19 0x1E 0x32 0x32 0x25 0x1E 0x32 0x1E 0x19 0x4B 0x32 0x32 0x32 0x30 0x23 0x00 0x19 0x32 0x32 0x4B 0x14 0x19 0x32 0x32 0x25 0x1E 0x32 0x19 0x32 0x23 0x32 0x24 0x19 0x1E 0x32 0x32 0x25 0x1E 0x32 0x1E 0x19 0x4B 0x32 0x32 0x32 0x30 0x41 0x00 0x19 0x32 0x32 0x4B 0x14 0x19 0x32 0x32 0x04 0x03 0x05 0x03 0x05 0x04 0x05 0x0A 0x03 0x03 0x05 0x05 0x04 0x03 0x05 0x03 0x03 0x08 0x05 0x05 0x05 0x05 0x07 0x00 0x03 0x05 0x05 0x08 0x02 0x03 0x05 0x05 Preliminary Rev. 0.9 27 SI2401 At this point, users may program their own algorithm to monitor the detected tones. If the host wishes to dial, it should do so by blind dialing, setting the dial timeout S01 (DW) to 0 seconds and issuing an "ATDT Table 17. DTMF Values DTMF Code Keyboard Equivalent Contact ID Digit Tones Low High 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 1 2 3 4 5 6 7 8 9 D * # A B C 0 1 2 3 4 5 6 7 8 9 - B C D E F 941 697 697 697 770 770 770 852 852 852 941 941 941 697 770 852 1336 1209 1336 1477 1209 1336 1477 1209 1336 1477 1633 1209 1477 1633 1633 1633 28 Preliminary Rev. 0.9 SI2401 Low Level DSP Control Although not necessary for most applications, the DSP low-level control functions are available for users with very specific applications requiring direct DSP control. DSP Registers Several DSP registers are accessible through the SI2401 microcontroller via S-registers SE5, SE6, and SE8. SE5 and SE6 are used as conduits to write data to specific DSP registers and read status. SE8 defines the function of SE5 and SE6 depending on whether they are being written to or read from. Care must be exercised when writing to DSP registers. DSP registers can only be written while the SI2401 is on-hook and in the command mode. Writing to any register address not listed in Tables 18 and 19 or writing out-of-range values is likely to cause the DSP to exhibit unpredictable behavior. The DSP register address is 16-bits wide, and the DSP data field is 14-bits wide. DSP register addresses and data are written in hexadecimal. To write a value to a DSP register, the register address is written, and then the data is written. When SE8 = 0x00, SE5(DADL) is written with the low bits [7:0] of the DSP register address, and SE6 (DADH) is written with the high bits [15:8] of the DSP address. When SE8 = 0x01, SE5 (DDL) is written with the low bits [7:0] of the DSP data word corresponding to the previously written address, and SE6 (DDH) is written with the high bits [15:8] of the data word corresponding to the previously written address. Example 1 illustrates the proper procedure for writing to DSP registers. Example1: The user would like to program call progress filter coefficient A2_k0 (0x15) to be 309 (0x135). Host Command: ATSE8=00SE6=00SE5=15SE8=01SE6=01SE5=35SE8=00 In this command, ATSE8=00 sets up registers SE5 and SE6 as DSP address registers. SE6=00 sets the high bits of the address, and SE5=15 sets the low bits. SE8=01 sets up registers SE5 and SE6 as DSP data registers for the previously-written DSP address (0x15). SE6=01 sets the six high bits of the 14-bit data word, and SE5=35 sets the eight low bits of the 14-bit data word. Preliminary Rev. 0.9 29 SI2401 Table 18. Low-Level DSP Parameters DSP Reg. Addr. Name Description Function Default (dec) 0x0002 0x0003 0x0004 0x0005 0x0006 0x0007 0x0008 0x0009 0x000A 0x000B XMTL DAA modem full-scale transmit level, default = -10 dBm. DTML DTMF high-tone transmit level, default = -5.5 dBm. DTMT DTMF twist ratio (low/high), default = -2 dBm. UFRQ User-defined transmit tone frequency. See register SE5 (SE8=0x02 (Write Only)). CPDL Call progress detect level (see Figure 5), default = -43 dBm. UDFD1 User-defined frequency detector 1. Center frequency for detector 1. UDFD2 User-defined frequency detector 2. Center frequency for detector 2. UDFD3 User-defined frequency detector 3. Center frequency for detector 3. UDFD4 User-defined frequency detector 4. Center frequency for detector 4. Level = 20log10 (XTML/4096) -10 dBm Level = 20log10 (DTML/4868) -5.5 dBm Level = 20log10 (DTMT/3277) - 2 dB f = (9600/512) UFRQ (Hz) Level = 20log10 (4096/CPDL) -43 dBm UDFD1 = 8192 cos (2 f/9600) UDFD2 = 8192 cos (2 f/9600) UDFD3 = 8192 cos (2 f/9600) UDFD4 = 8192 cos (2 f/9600) 4096 4868 3277 91 4096 4987 536 4987 536 2896 TGNL Tone generation level associated with TONC Level = 20log10 (TGNL/2896) (SE5 (SE8 = 0x02) Write Only Definition), - 10 dBm default = -10 dBm. UDFSL Sensitivity setting for UDFD1-4 detectors, default = -43 dBm. CONL Carrier ON level. Carrier is valid once it reaches this level. COFL Carrier OFF level. Carrier is invalid once it falls below this level. Sensitivity = 10log10(UDFSL/ 4096) -43 dBm Level = 20log10(2620/CONL) - 43 dBm Level = 20log10(3300/COFL) - 45.5 dBm 0x000E 0x0024 0x0025 0x0026 0x0027 4096 2620 3300 67 37 AONL Answer ON level. Answer tone is valid once it Level = 10log10(AONL/107) - reaches this level. 43 dBm AOFL Answer OFF level. Answer tone is invalid once it falls below this level. Level = 10log10(AOFL/58) - 45.5 dBm 30 Preliminary Rev. 0.9 SI2401 Table 19 defines the relationship between SE5, SE6, and SE8. Table 19. SE5, SE6, and SE8 Relationship SE8 R/W Name SE6 Description Name SE5 Description 0x00 0x01 0x02 W W R DADH DDH DSP register address bits [15:8] DSP register data bits [15:8] DADL DDL DSP1 DSP register address bits [7:0] DSP register data bits [7:0] 7 = DSP data available 6 = Tone detected 5 = Reserved 4:0 = Tone type 7 = Reserved 6:3 = DTMF tone to transmit 2:0 = Tone type 0x02 W DSP3 7 = Enable squaring function 6 = Call progress cascade disable 5 = Reserved 4 = User tone 3 and 4 reporting 3 = User tone 1 and 2 reporting 2 = V.23 tone reporting 1 = Answer tone reporting 0 = DTMF tone reporting DSP2 Call Progress Filters The programmable call progress filter coefficients are located in DSP address locations 0x0010 through 0x0023. There are two independent 4th order filters, A and B, each consisting of two biquads, for a total of 20 coefficients. Coefficients are 14 bits (-8192 to 8191) and are interpreted as, for example, b0 = value/4096, thus giving a floating point value of approximately -2.0 to 2.0. Output of each biquad is calculated as follows: w [ n ] = k0 x x [ n ] + a1 x w [ n - 1 ] + a2 x w [ n - 2 ] y [ n ] = w [ n ] + b1 x w [ n - 1 ] + b2 x w [ n - 2 ] Table 20. Call Progress Filters DSP Register Address Coefficient Default (dec) 0x0010 0x0011 0x0012 0x0013 0x0014 0x0015 0x0016 0x0017 0x0018 0x0019 0x001A 0x001B 0x001C 0x001D 0x001E 0x001F 0x0020 0x0021 0x0022 0x0023 A1_k0 A1_b1 A1_b2 A1_a1 A1_a2 A2_k0 A2_b1 A2_b2 A2_a1 A2_a2 B1_k0 B1_b1 B1_b2 B1_a1 B1_a2 B2_k0 B2_b1 B2_b2 B2_a1 B2_a2 256 -8184 4096 7737 -3801 1236 133 4096 7109 -3565 256 -8184 4096 7737 -3801 1236 133 4096 7109 -3565 The output of the filters is input to an energy detector and then compared to a fixed threshold with hysteresis (DSP register CPDL). Defaults shown are a bandpass filter from 290-630 Hz (-3 dB). These registers are located in the DSP and, thus, must be written in the same manner described in "DSP Registers". The filters may be configured in either parallel or cascade through SE6[6] (CPCD) with SE8 = 0x02, and the output of filter B may be squared by selecting SE6[7] (CPSQ) = 1. Figure 5 shows a block diagram of the call progress filter structure. Preliminary Rev. 0.9 31 SI2401 0 CPCD 1 Filter Input Filter B Energy Detect 0 1 0 CPCD 1 0 CPSQ y = x2 B A Max (A,B) A Hysteresis B A > B? TDET Filter B Energy Detect 20log10(4096/CPDL) -43 dBm Figure 5. Programmable Call Progress Filter Architecture 32 Preliminary Rev. 0.9 SI2401 S Registers Any register not documented here is reserved and should not be written. Bold selection in bit-mapped registers indicates default values. Table 21. S-Register Summary "S" Register Register Address (hex) Name Function Reset S00 S01 S02 S03 S04 S05 S06 S07 S08 S09 S0C S0D S0E S0F S10 S11 S12 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 NR DW CW CLW TD OFFPD ONPD MF1 INTM INTS MF2 MF3 DIT TEC TDT OFHI ACL Number of rings before answer; 0 suppresses auto answer. Number of seconds modem waits before dialing after going off-hook (maximum of 109 seconds). Number of seconds modem waits for a dial tone before hang-up added to time specified by DW (maximum of 109 seconds). Duration that the modem waits (53.33 ms units) after loss of carrier before hanging up. Both duration and spacing (5/3 ms units) of DTMF dialed tones. Duration of off-hook time (5/3 ms units) for pulse dialing. Duration of on-hook time (5/3 ms units) for pulse dialing. This is a bit-mapped register.* This is a bit-mapped register.* This is a bit-mapped register.* This is a bit-mapped register.* This is a bit-mapped register.* Pulse dialing Interdigit time (10 ms units added to a minimum time of 64 ms). TIES escape character. Default = +. TIES delay time (53.33 ms units). This is a bit-mapped register.* Absolute Current Level. When S13[4] (OFHD) = 0b, ACL represents the absolute current threshold used by the off-hook intrusion algorithm (1 mA units.) This is a bit-mapped register.* This is a bit-mapped register. * 0x00 0x02 0x03 0x0E 0x30 0x18 0x24 0x06 0x00 0x00 0x00 0x00 0x46 0x2B 0x13 0x04 0x00 S13 S15 S16 S17 0x13 0x15 0x16 0x17 MF4 MLC BTON BTOF 0x10 0x04 0x32 0x32 Busy tone on. Time that the busy tone must be on (10 ms units) for busy tone detector. Busy tone off. Time that the busy tone must be off (10 ms units) for busy tone detector. *Note: These registers are explained in detail in the following section. Preliminary Rev. 0.9 33 SI2401 Table 21. S-Register Summary (Continued) "S" Register Register Address (hex) Name Function Reset S18 0x18 BTOD Busy tone delta time (10 ms units). A busy tone is detected to be valid if (BTON - BTOD < on time < BTON + BTOD) and (BTOF - BTOD < off time < BTOF + BTOD). Ringback tone on. Time that the ringback tone must be on (53.333 ms units) for ringback tone detector. Ringback tone off. Time that the ringback tone must be off (53.333 ms units) for ringback tone detector. Detector time delta (53.333 ms units). A ringback tone is determined to be valid if (RTON - RTOD < on time < RTON + RTOD) and (RTOF - RTOD < off time < RTOF + RTOD). Dial tone detect time. The time that the dial tone must be valid before being detected (10 ms units). Transmit answer tone length. Answer tone length in seconds when answering a call (1 s units). Answer tone to transmit delay. Delay between answer tone end and transmit data start (5/3 ms units). Unscrambled ones length. Minimum length of time required for detection of unscrambled binary ones during V.22 handshaking by a calling modem (5/3 ms units). Transmit scrambled ones delay. Time between unscrambled binary one detection and scrambled binary one transmission by a call mode V.22 modem (53.3 ms units). Transmit scrambled ones length. Length of time scrambled ones are sent by a call mode V.22 modem (5/3 ms units). V.22X data delay low. Delay between handshake complete and data connection for a V.22X call mode modem (5/3 ms units added to the time specified by VDDH). V.22X data delay high. Delay between handshake complete and data connection for a V.22X call mode modem (256 x 5/3 ms units added to the time specified by VDDL). S1 pattern time length. Amount of time the unscrambled S1 pattern is sent by a call mode V.22bis modem (5/3 ms units). V.22bis 1200 bps scrambled ones length. Minimum length of time for transmission of 1200 bps scrambled binary ones by a call mode V.22bis modem after the end of pattern S1 detection (53.3 ms). V.22bis 2400 bps scrambled ones length low. Minimum length of time for transmission of 2400 bps scrambled binary ones by a call mode V.22bis modem (5/3 ms units). 0x0F S19 S1A S1B 0x19 0x1A 0x1B RTON RTOF RTOD 0x26 0x4B 0x07 S1C 0x1C DTT 0x0A S1E S1F S20 0x1E 0x1F 0x20 TATL ARM3 UNL 0x03 0x2D 0x5D S21 0x21 TSOD 0x09 S22 S23 0x22 0x23 TSOL VDDL 0xA2 0xCB S24 0x24 VDDH 0x08 S25 S26 0x25 0x26 SPTL VTSO 0x3C 0x0C S27 0x27 VTSOL 0x78 *Note: These registers are explained in detail in the following section. 34 Preliminary Rev. 0.9 SI2401 Table 21. S-Register Summary (Continued) "S" Register Register Address (hex) Name Function Reset S28 0x28 VTSOH V.22bis 2400 bps scrambled ones length high. Minimum length of time for transmission of 2400 bps scrambled binary ones by a call mode V.22bis modem (256 x 5/3 ms units added to the time specified by VTSOL). Intrusion suspend. When S82[2:1] (IB) = 10b, this register sets the length of time from when dialing begins that the off-hook intrusion algorithm is blocked (suspended) (500 ms units). Receive scrambled ones V.22bis (2400 bps) length. Minimum length of time required for detection of scrambled binary ones during V.22bis handshaking by the answering modem after S1 pattern conclusion (5/3 ms units). V.23 direct turnaround carrier length. Minimum length of time that a master mode V.23 modem must detect carrier when searching for a direct turnaround sequence (5/3 ms units). V.23 direct turnaround timeout. Length of time that the modem searches for a direct turnaround carrier (5/3 ms units added to a minimum time of 426.66 ms). V.23 slave carrier detect loss. Minimum length of time that a slave mode V.23 modem must lose carrier before searching for a reverse turnaround sequence (5/3 ms units). V.23 reverse turnaround carrier timeout. Amount of time a slave mode V.23 modem searches for carriers during potential reverse turnaround sequences (5/3 ms units). FSK connection delay low. Amount of time delay added between end of answer tone handshake and actual modem connection for FSK modem connections (5/3 ms units). FSK connection delay high. Amount of time delay added between end of answer tone handshake and actual modem connection for FSK modem connections (256 x 5/3 ms units). Receive answer tone length. Minimum length of time required for detection of a CCITT answer tone (5/3 ms units). The time after going off-hook when the loop current sense bits are checked for overcurrent status (5/3 ms units). Answer tone length when answering a call (5/3 ms units). This register is only used if TATL (1E) has a value of zero. Receive scrambled ones V.22 length (5/3 ms units). Minimum length of time that an originating V.22 (1200 bps) modem must detect 1200 bps scrambled ones during a V.22 handshake. Second kissoff tone detector length. The security modes, A1 and !1, echo a "k" if a kissoff tone longer than the value stored in SKDTL is detected (10 ms units). 0x08 S29 0x29 IS 0x00 S2A 0x2A RSO 0xD2 S2B 0x2B DTL 0x18 S2C 0x2C DTTO 0x08 S2D 0x2D SDL 0x0C S2E 0x2E RTCT 0xF0 S2F 0x2F FCD 0x3C S30 0x30 FCDH 0x00 S31 S32 S34 S35 0x31 0x32 0x34 0x35 RATL OCDT TASL RSOL 0x3C 0x0C 0x5A 0xA2 S36 0x36 ARM1 0x30 *Note: These registers are explained in detail in the following section. Preliminary Rev. 0.9 35 SI2401 Table 21. S-Register Summary (Continued) "S" Register Register Address (hex) Name Function Reset S37 0x37 CDR Carrier detect return. Minimum length of time that a carrier must return and be detected in order to be recognized after a carrier loss is detected (5/3 ms units). Carrier detect timeout. Amount of time modem waits for carrier detect before aborting call (1 second units). Delay between going off-hook and answer tone generation when in answer mode (53.33 ms units). Minimum number of consecutive ring pulses per ring burst. This is a bit mapped register. This is a bit mapped register. This is a bit mapped * * 0x20 S39 S3A S3B S3C S62 S82 SDB 0x39 0x3A 0x3B 0x3C 0x62 0x82 0xDB CDT ATD RP CIDG RC IST LVS 0x3C 0x29 0x03 0x01 0x41 0x08 register.* Line Voltage Status. Eight bit signed, 2s complement number representing the tip-ring voltage. Each bit represents 1 volt. Polarity of the voltage is represented by the MSB (sign bit). 0000_0000 = Measured voltage is < 3 V. This is a bit mapped register.* This is a bit mapped register.* This is a bit mapped register.* This is a bit mapped register.* This is a bit mapped register.* This is a bit mapped register.* (SE8 = 0x00) Write only definition. DSP register address lower bits [7:0].* (SE8 = 0x01) Write only definition. DSP data word lower bits [7:0].* (SE8 = 0x02) Read only definition. This is a bit mapped register.1 (SE8 = 0x02) Write only definition. This is a bit mapped register.1 (SE8 = 0x00) Write only definition. DSP register address upper bits [15:8]. (SE8 = 0x01) Write only definition. DSP data word upper bits [13:8] (SE8 = 0x02) Write only definition. This is a bit mapped register.1 Set the mode to define E5 and E6 for low level DSP control. 0x0C 0x22 0x04 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 SDF SE0 SE1 SE2 SE3 SE4 SE5 SE5 SE5 SE5 SE6 SE6 SE6 SE8 0xDF 0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xE5 0xE5 0xE5 0xE6 0xE6 0xE6 0xE8 DGSR CF1 GPIO1 GPIO2 GPD CF5 DADL DDL DSP1 DSP2 DADH DDH DSP3 DSPR4 *Note: These registers are explained in detail in the following section. 36 Preliminary Rev. 0.9 SI2401 Table 21. S-Register Summary (Continued) "S" Register Register Address (hex) Name Function Reset SEB SEC SED SEE SF0 SF1 SF2 SF3 0xEB 0xEC 0xED 0xEE 0xF0 0xF1 0xF2 0xF3 TPD RV1 RV2 RV3 DAA0 DAA1 DAA2 DAA3 This is a bit mapped register.* This is a bit mapped register. This is a bit mapped register. This is a bit mapped * * 0x00 0x88 0x19 0x16 0x40 0x0C 0x00 0x00 register.* * * This is a bit mapped register. This is a bit mapped register. This is a bit mapped register.* Line Current Status. Eight-bit value returning the loop current. Each bit represents 1.1 mA of loop current. Accuracy is not guaranteed if the loop current is less than required for normal operation. This is a bit mapped register.* This is a bit mapped register.* This is a bit mapped register.* This is a bit mapped register.* This is a bit mapped register.* This is a bit mapped register.* SF4 SF5 SF6 SF7 SF8 SF9 0xF4 0xF5 0xF6 0xF7 0xF8 0xF9 DAA4 DAA5 DAA6 DAA7 DAA8 DAA9 0x0F 0x00 0xF0 0x00 -- 0x20 *Note: These registers are explained in detail in the following section. Preliminary Rev. 0.9 37 SI2401 Table 22. Bit Mapped Register Summary "S" Register Registe Register Address r Name (hex) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default Binary S07 S08 S09 S0C S0D S11 S13 S15 S3C S62 S82 SDF SE0 SE1 SE2 SE3 SE4 SE5 SE5 SE6 SEB SEC SED SEE SF0 SF1 SF2 0x07 0x08 0x09 0x0C 0x0D 0x11 0x13 0x15 0x3C 0x62 0x82 0xDF 0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xE5 0xE6 0xEB 0xEC 0xED 0xEE 0xF0 0xF1 0xF2 MF1 INTM INTS MF2 MF3 OFHI MF4 MLC CIDG RC IST DGSR CF1 GPIO1 GPIO2 GPD CF5 DSP1 DSP2 DSP3 TPD RVC1 RVC2 RVC3 DAA0 DAA1 DAA2 RNGV CPSQ NBCK DDAV ATPRE CDM CD CDE BD V23R V23T NVDM NVD RIM RI 9BF RBTS EHR BAUD CIDM CID BDL EHB CCITT OCDM OCD MLB EHI FSK REVM REV 0000_0110 0000_0000 0000_0000 0000_0000 WORM PPDM WOR PPD CIDM[1:0] RI INTP EHE 0000_0000 0000_0100 0001_0000 DCL[3:0] BTID VCTE FHGE OFHD EHGE STB CIDB HDEN NBE BDA[1:0] CIDG[2:0] 0000_0100 0000_0100 OCR IST[3:0] LCLD DGSR[6:0] ICTS ND IR NLR IB[1:0] RR 0100_0001 0000_1000 0000_1100 SD[2:0] GPD5 GPIO5 0010_0010 0000_0000 0000_0000 0000_0000 0000_0000 GPIO4[1:0] GPIO3[1:0] GPIO2[1:0] GPD4 GPD3 GPIO1[1:0] GPD2 GPD1 SBCK TDET DRT GPE TONE[4:0] 0000_0000 0000_0000 DTM[3:0] CPCD USEN2 USEN1 PDDE RDLY[2:0] V23E TONC[2:0] ANSE DTMFE 0000_0000 0000_0000 RCC[2:0] RAS[5:0] 1000_1000 0001_1001 0001_0110 LM[1:0] 0100_0000 0000_1100 0000_0000 RTO[3:0] FOH[1:0] BTE PDN PDL LVFD FDT RMX[3:0] HBE 38 Preliminary Rev. 0.9 SI2401 Table 22. Bit Mapped Register Summary (Continued) "S" Register Registe Register Address r Name (hex) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default Binary SF4 SF5 SF6 SF8 SF9 SFC 0xF4 0xF5 0xF6 0xF8 0xF9 0xFC DAA4 DAA5 DAA6 DAA8 DAA9 DAAFC CTSM MINI[1:0] LRV[3:0] OHS[1:0] DCV[1:0] ARL[1:0] ILIM RZ ACT[3:0] ATL[1:0] RT 0000_1111 0000_1000 1111_0000 -- 0010_0000 0000_1111 DCR BTD ROV Preliminary Rev. 0.9 39 SI2401 S07 (MF1). Modem Functions 1 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type BD R/W V23R R/W V23T R/W BAUD CCITT R/W R/W FSK R/W Reset settings = 0000_0110 (0x06) Bit Name Function 7 6 Reserved BD Read returns zero. Blind Dialing. 0 = Disable. 1 = Enable (Blind dialing occurs immediately after "ATDT#" command). 5 V23R V.23 Receive.* V.23 75 bps send/600 (BAUD = 0) or 1200 (BAUD = 1) bps receive. 0 = Disable. 1 = Enable. 4 V23T V.23 Transmit.* V.23 600 (BAUD = 0) or 1200 (BAUD = 1) bps send/75 bps receive. 0 = Disable. 1 = Enable. 3 2 Reserved BAUD Read returns zero. 2400/1200 Baud Select.* 2400/1200 baud select (V23R = 0 and V23T = 0). 0 = 1200 1 = 2400 600/1200 baud select (V23R = 1 and V23T = 1). 0 = 600 1 = 1200 1 CCITT CCITT/Bell Mode.* 0 = Bell. 1 = CCITT. 0 FSK 300 bps FSK.* 0 = Disable. 1 = Enable. *Note: See Table 9 on page 13 for proper setting of modem protocols. 40 Preliminary Rev. 0.9 SI2401 S08 (INTM). Interrupt Mask Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type CDM R/W WORM PPDM NVDM R/W R/W R/W RIM R/W CIDM OCDM REVM R/W R/W R/W Reset settings = 0000_0000 (0x00) Bit Name Function Carrier Detect Mask. 0 = Change in CD does not affect INT. 1 = A high to low transition in CD (S09, bit 7), which indicates loss of carrier, activates INT. Wake-on-Ring Mask. 0 = Change in CD does not affect INT. 1 = A low to high transition in WOR (S09, bit 6) activatesINT. Parallel Phone Detect Mask. 0 = Change in PPD does not affect INT. 1 = A low to high transition in PPD (S09, bit 5) activates INT. No Phone Line Detect Mask. 0 = Change in NLD does not affect INT. 1 = A low to high transition in NLD (S09, bit 4) activates INT. Ring Indicator Mask. 0 = Change in RI does not affect INT. 1 = A low to high transition in RI (S09, bit 3) activates INT. Caller ID Mask. 0 = Change in CID does not affect INT. 1 = A low to high transition in CID (S09, bit 2) activates INT. Overcurrent Detect Mask. 0 = Change in OCD does not affect INT. 1 = A low to high transition in OCD (S09, bit 1) activates INT. V.23 Reversal Detect Mask. 0 = Change in REV does not affect INT. 1 = A low to high transition in REV (S09, bit 0) activates INT. 7 CDM 6 WORM 5 PPDM 4 NVDM 3 RIM 2 CIDM 1 OCDM 0 REVM Preliminary Rev. 0.9 41 SI2401 S09 (INTS). Interrupt Status Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type CD R/W WOR R/W PPD R/W NVD R/W RI R/W CID R/W OCD R/W REV R/W Reset settings = 0000_0000 (0x00) Bit Name Function Carrier Detect (sticky). Active high bit indicates carrier detected (equivalent to inverse of CD pin). Clears on :1 read. Wake-on-Ring (sticky). Wake-on-ring has occurred. Clears on :I read. Parallel Phone Detect (sticky). Parallel phone detected since last off-hook event. Clears on :I read. No Phone Line Detect (sticky). No line phone detected. Clears on :I read. Ring Indicator (sticky). Active high bit when the Si2403 is on-hook, indicates ring event has occurred. Clears on :I read. Caller ID (sticky). Caller ID preamble has been detected; data soon follows. Clears on :I read. Overcurrent Detect (sticky). Overcurrent condition has occurred. Clears on :I read. V.23 Reversal Detect (sticky). V.23 reversal condition has occurred. Clears on :I read. 7 CD 6 5 4 3 WOR PPD NVD RI 2 1 0 CID OCD REV 42 Preliminary Rev. 0.9 SI2401 S0C (MF2). Modem Functions 2 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type CDE R/W CIDM[1:0] R/W 9BF R/W BDL R/W MLB R/W Reset settings = 0000_0000 (0x00) Bit Name Function Carrier Detect Enable. 0 = Disable. 1 = Enable GPI02 as an active low carrier detect pin (must also set SE2[3:2] [GPIO2] = 01). 7 CDE 6:5 CIDM[1:0] Caller ID Monitor. 00 = Caller ID monitor disabled. 01 = Caller ID monitor enabled. SI2401 must detect channel seizure signal followed by marks in order to report caller ID data. (Normal Bellcore caller ID) 10 = Reserved. 11 = Caller ID monitor enabled. SI2401 must only detect marks in order to report caller ID data. 4 3 Reserved 9BF Read returns zero. Ninth Bit Function. Only valid if the ninth bit escape is set S15[0] (NBE). 0 = Ninth bit equivalent to ALERT. 1 = Ninth bit equivalent to HDLC EOFR. 2 BDL Blind Dialing. 0 = Blind dialing disabled. 1 = Enables blind dialing after dial timeout register S02 (CW) expires. 1 MLB Modem Loopback. 0 = Not swapped. 1 = Swaps frequency bands in modem algorithm to do a loopback in a test mode. 0 Reserved Read returns zero. Preliminary Rev. 0.9 43 SI2401 SOD (MF3). Modem Functions 3 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type RI R/W INTP R/W RBTS R/W EHR R/W EHB R/W EHI R/W EHE R/W Reset settings = 0000_0000 (0x00) Bit Name Function 7 6 Reserved RI Read returns zero. Ring Indicator. Specifies the functionality of pin3. 0 = Pin 3 functions as GPIO5 controlled by register SE1. 1 = Pin 3 functions as RI. RI asserts during a ring and negates when no ring is present. INT Polarity. Specifies the polarity of the INT function on pin 11. 0 = An interrupt forces pin 11 low. 1 = An interrupt forces pin 11 high. Ringback Tone Selector Controls the unit step size for registers S19, S1A and S1B. 0 = 53.33 ms units. Necessary for detecting a ringback tone. 1 = 10 ms units. Necessary for detecting a reorder tone. Enable Hangup on Reorder. Modem is placed on-hook if a ringback or reorder tone is detected. See S0D[4]. 0 = Disable. 1 = Enable. Enable Hangup on Busy. Modem is placed on-hook if a busy signal is detected. 0 = Disable. 1 = Enable. Enable Hangup on Intrusion. Modem is placed on-hook if parallel intrusion is detected. 0 = Disable. 1 = Enable. Enable Hangup on Escape. Modem is placed on-hook if a ESC signal is detected. 0 = Disable. 1 = Enable. 5 INTP 4 RBTS 3 EHR 2 EHB 1 EHI 0 EHE 44 Preliminary Rev. 0.9 SI2401 S11 (OFHI). Off-Hook Intrusion Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type Reset settings = 0000_0100 (0x04) Bit Name DCL[3:0] R/W Function 7:4 3:0 Reserved DCL[3:0] Read returns zero. Differential Current Level. Differential current level to detect intrusion event (1 mA units). S13 (MF3). Modem Functions 3 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type BTID R/W R/W OFHD R/W CIDB HDEN R/W R/W Reset settings = 0001_0000 (0x10) Bit Name Function 7 6 Reserved BTID Read returns zero. BT Caller ID Wetting Pulse. 0 = Enable. 1 = Disable. 5 4 Reserved OFHD Read returns zero. Off-Hook Intrusion Detect Method. 0 = Absolute. 1 = Differential. 3 2 Reserved CIDB Read returns zero. British Telecom Caller ID Decode. 0 = Disable. 1 = Enable. When set, SOC[6:5] is overwritten by the modem, as needed. 1 HDEN HDLC Framing. 0 = Disable. 1 = Enable. 0 Reserved Read returns zero. Preliminary Rev. 0.9 45 SI2401 S15 (MLC). Modem Link Control Bit D7 D6 D5 D4 D3 D2 D1 D0 Name ATPRE VCTE FHGE Type R/W R/W R/W EHGE R/W STB R/W BDA[1:0] R/W NBE R/W Reset settings = 0000_0100 (0x04) Bit Name Function Answer Tone Phase Reversal. 0 = Disable. 1 = Enable answer tone phase reversal. 7 ATPRE 6 VCTE V.25 Calling Tone. 0 = Disable. 1 = Enable V.25 calling tone. 5 FHGE 550 Hz Guardtone. 0 = Disable. 1 = Enable 550 Hz guardtone. 4 EHGE 1800 Hz Guardtone. 0 = Disable. 1 = Enable 1800 Hz guardtone. 3 STB Stop Bits. 0 = 1 stop bit. 1 = 2 stop bits. 2:1 BDA[1:0] Bit Data. 00 = 6 bit data. 01 = 7 bit data. 10 = 8 bit data. 11 = 9 bit data. 0 NBE Ninth Bit Enable. 0 = Disable. 1 = Enable ninth bit as Escape and ninth bit function (register C). 46 Preliminary Rev. 0.9 SI2401 S3C (CIDG). Caller ID Gain Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type Reset settings = 0000_0001 (0x01) Bit Name CIDG[2:0] R/W Function 7:3 2:0 Reserved CIDG[2:0] Read returns 0. Caller ID Gain. The Si2400 dynamically sets the On-Hook Analog Receive Gain SF4[6:4] (ARG) to CIDG during a caller ID event (or continuously if S0C[6:5] (CIDM = 11). This field should be set prior to caller ID operation. 000 = 0 dB 001 = 3 dB 010 = 6 dB 011 = 9 dB 100 = 12 dB Preliminary Rev. 0.9 47 SI2401 S62 (RC). Result Codes Override Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type OCR R/W IR R/W NLR R/W RR R/W Reset settings = 0100_0001 (0x41) Bit Name Function 7 6 Reserved OCR Read returns zero. Overcurrent Result Code ("x"). 0 = Enable. 1 = Disable. 5:3 2 Reserved IR Read returns zero. Intrusion Result Code ("I" and "i"). 0 = Disable. 1 = Enable. 1 NLR No Phone Line Result Code ("L" and "l"). 0 = Disable. 1 = Enable. 0 RR Ring Result Code ("R"). 0 = Disable. 1 = Enable. 48 Preliminary Rev. 0.9 SI2401 S82 (IST). Intrusion Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type IST[3:0] R/W LCLD R/W IB[1:0] R/W Reset settings = 0000_1000 (0x08) Bit Name Function Intrusion Settling Time. 0000 = IST equals 1 second. Delay between when the ISOmodem(R) chipset goes off-hook and the off-hook intrusion algorithm begins (250 ms units). 7:4 IST[3:0] 3 LCLD Loop Current Loss Detect. 0 = Disable. 1 = Enables the reporting of "I" and "L" result codes while off-hook. Asserts INT if GPIO4 (SE2[7:6]) is enabled as INT. 2:1 IB[1:0] Intrusion Blocking. This feature only works when SDF 0x00. Defines the method used to block the off-hook intrusion algorithm from operating after dialing has begun. 00 = No intrusion blocking. 01 = Intrusion disabled from start of dial to end of dial. 10 = Intrusion disabled from start of dial to register S29 time out. 11 = Intrusion disabled from start of dial to carrier detect or to "N" or "n" result code. 0 Reserved Read returns zero. Preliminary Rev. 0.9 49 SI2401 SDF (DGSR). Intrusion Deglitch Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type Reset settings = 0000_1100 (0x0C) Bit Name DGSR[6:0] R/W Function 7 6:0 Reserved DGSR[6:0] Read returns zero. Deglitch Sample Rate. Sets the sample rate for the deglitch algorithm and the off-hook intrusion algorithm (40 ms units). 0000000 = Disables the deglitch algorithm, and sets the off-hook intrusion sample rate to 200 ms and delay between compared samples to 800 ms. SE0 (CF1). Chip Functions 1 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type ICTS R/W ND R/W SD[2:0] R/W Reset settings = 0010_0010 (0x22) Bit Name Function 7:6 5 Reserved ITCS Read returns zero. Invert CTS pin. 0 = Inverted (CTS). 1 = Normal (CTS). 4 3 2:0 Reserved ND SD[2:0] Read returns zero. 0 = 8N1. 1 = 9N1 (hardware UART only). Serial Dividers. 000 = 300 bps serial link. 001 = 1200 bps serial link. 010 = 2400 bps serial link. 011 = 9600 bps serial link. 100 = 19200 bps serial link. 101 = 38400 bps serial link 110 = 115200 bps serial link. 111 = 307200 bps serial link. 50 Preliminary Rev. 0.9 SI2401 SE1 (GPIO1). General Purpose Input/Output 1 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type Reset settings = 0000_0000 (0x04) Bit 7:2 1 Name Reserved GPD5 GPD5 GPIO5 R/W R/W Function 0 GPIO5 Read returns zero. GPIO5 Data. Data = 0. Data = 1. GPIO5. 0 = Digital input. 1 = Digital output (relay drive). SE2 (GPIO2). General Purpose Input/Output 2 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type GPIO4[1:0] R/W GPIO3[1:0] R/W GPIO2[1:0] R/W GPIO1[1:0] R/W Reset settings = 0000_0000 (0x00) Bit 7:6 Name GPIO4[1:0] GPIO4. 00 = Digital input. 01 = Digital output (relay drive). 10 = AOUT. 11 = INT function defined by S08. GPIO3[1:0] GPIO3. 00 = Digital input. 01 = Digital output (relay drive). 10 = Reserved. 11 = ESC function (digital input). GPIO2[1:0] GPIO2. 00 = Digital input. 01 = Digital output (relay drive; also used for CD function). 10 = Reserved. 11 = Digital input. GPIO1[1:0] GPIO1*. 00 = Digital input. 01 = Digital output (relay drive). 10 = Reserved. 11 = Reserved. *Note: To be used as a GPIO pin; SE4[3] (GPE) must equal zero. Function 5:4 3:2 1:0 Preliminary Rev. 0.9 51 SI2401 SE3 (GPD). GPIO Data Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type Reset settings = 0000_0000 (0x00) Bit Name GPD4 GPD3 GPD2 GPD1 R/W R/W R/W R/W Function 7:4 3 Reserved GPD4 Read returns zero. GPIO4 Data. Data = 0 Data = 1 2 GPD3 GPIO3 Data. Data = 0 Data = 1 1 GPD2 GPIO2 Data. Data = 0 Data = 1 GPIO1 Data. 0 GPD1 Data = 0 Data = 1 SE4 (CF5). Chip Functions 5 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name NBCK SBCK Type R R DRT R/W GPE R/W Reset settings = 0000_0000 (0x00) Bit 7 6 5 Name NBCK SBCK DRT Function 9600 Baud Clock (Read Only). 600 Baud Clock (Read Only). Data Routing. 0 = Data mode, DSP output transmitted to line, line received by DSP input. 1 = Loopback mode, TXD through microcontroller (DSP) to RXD. Read returns zero. GPIO1 Enable. 0 = Disable. 1 = Enable GPIO1 to be HDLC end-of-frame flag. Read returns zero. 4 3 Reserved GPE 2:0 Reserved 52 Preliminary Rev. 0.9 SI2401 SE5 (DSP1). (SE8 = 0x02) Read Only Definition Bit D7 D6 D5 D4 D3 D2 D1 D0 Name DDAV TDET Type R R TONE[4:0] R Reset settings = 0000_0000 (0x00) Bit Name Function DSP Data Available. Tone Detected. Indicates a TONE (any of type 0-25 below) has been detected. 0 = Not detected. 1 = Detected. 7 6 DDAV TDET 5 4:0 Reserved TONE[4:0] Read returns zero. Tone Type Detected. When TDET goes high, TONE indicates which tone has been detected from the following: TONE Tone Type Priority 00000-01111 DTMF 0-15 (DTMFE = 1)1 See Table 17 on page 28. 1 2 10000 Answer tone detected 2100 Hz (ANSE = 1)2 10001 Bell 103 answer tone detected 2225 Hz (ANSE = 1) 2 3 10010 V.23 forward channel mark 1300 Hz (V23E = 1)3 10011 V.23 backward channel mark 390 Hz (V23E = 1) 3 4 10100 User defined frequency 1 (USEN1 = 1)4 10101 User defined frequency 2 (USEN1 = 1) 4 10110 Call progress filter A detected 6 5 10111 User defined frequency 3 (USEN2 = 1)5 11000 User defined frequency 4 (USEN2 = 1) 5 11001 Call progress filter B detected 6 Notes: 1. SE6[0] (DTMFE) SE8 = 0x02. 2. SE6[1] (ANSE) SE8 = 0x02. 3. SE6[2] (V23E) SE8 = 0x02. 4. SE6[3] (USEN1) SE8 = 0x02. 5. SE6[4] (USEN2) SE8 = 0x02. Preliminary Rev. 0.9 53 SI2401 SE5 (DSP2). (SE8 = 0x02) Write Only Definition Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type DTM[3:0] W TONC[2:0] W Reset settings = 0000_0000 (0x00) Bit Name Function 7 6:3 2:0 Reserved DTM[3:0] TONC[2:0] Always write zero. Tone Type Generated. DTMF tone (0-15) to transmit when selected by TONC = 001. See Table 17 on page 28. DTMF Tone Selector. Tone 000 001 010 011 100 101 110 Tone Type Mute DTMF 2225 Hz Bell mode answer tone with phase reversal 2100 Hz CCITT mode answer tone with phase reversal 2225 Hz Bell mode answer tone without phase reversal 2100 Hz CCITT mode answer tone without phase reversal User-defined programmable frequency tone (UFRQ) (see Table 18 on page 30, default = 1700 Hz) 1300 Hz V.25 calling tone 111 54 Preliminary Rev. 0.9 SI2401 SE6 (DSP3). (SE8 = 0x02) Write Only Definition Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type CPSQ W CPCD W USEN2 W USEN1 W V23E W ANSE W DTMFE W Reset settings = 0000_0000 (0x00) Bit Name Function Call Progress Squaring Filter. 0 = Disable. 1 = Enables a squaring function on the output of filter B before the input to A (cascade only). Call Progress Cascade Disable. 0 = Call progress filter B output is input into call progress filter A. Output from filter A is used in the detector. 1 = Cascade disabled. Two independent fourth order filters available (A and B). The largest output of the two is used in the detector. User Tone Reporting Enable 2. 0 = Disable. 1 = Enable the reporting of user defined frequency tones 3 and 4 through TONE. User Tone Reporting Enable 1. 0 = Disable. 1 = Enable the reporting of user defined frequency tones 1 and 2. V.23 Tone Reporting Enable. 0 = Disable. 1 = Enable the reporting of V.23 tones, 390 Hz and 1300 Hz. Answering Tone Reporting Enable. 0 = Disable. 1 = Enable the reporting of answer tones. DTMF Tone Reporting Enable. 0 = Disable. 1 = Enable the reporting of DTMF tones. 7 CPSQ 6 CPCD 5 4 Reserved USEN2 3 USEN1 2 V23E 1 ANSE 0 DTMFE Preliminary Rev. 0.9 55 SI2401 SEB (TPD). Timer and Powerdown Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type Reset settings = 0000_0000 (0x00) Bit Name PDDE R/W Function 7:4 3 Reserved PDDE Read returns zero. Powerdown DSP Engine. 0 = Power on. 1 = Powerdown. 2:0 Reserved Read returns zero. 56 Preliminary Rev. 0.9 SI2401 SEC (RVC1). Ring Validation Control 1 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type RNGV R/W RDLY[2:0] R/W RCC[2:0] R/W Reset settings = 1000_1000 (0x88) Bit Name Function Ring Validation Enable. 7 RNGV 0 = Ring validation feature is disabled. 1 = Ring validation feature is enabled in both normal operating mode and lowpower mode. 6:4 RDLY[2:0] Ring Delay. These bits set the amount of time between when a ring signal is validated and when a valid ring signal is indicated. RDLY[2:0] Delay 000 0 ms 001 256 ms 010 512 ms . . . 111 1792 ms Ring Confirmation Count. These bits set the amount of time that the ring frequency must be within the tolerances set by the RAS[5:0] bits and the RMX[3:0] bits to be classified as a valid ring signal. RCC[2:0] Ring Confirmation Count Time 000 100 ms 001 150 ms 010 200 ms 011 256 ms 100 384 ms 101 512 ms 110 640 ms 111 1024 ms 3:1 RCC[2:0] 0 Reserved This bit must always be written to zero. Preliminary Rev. 0.9 57 SI2401 SED (RVCZ). Ring Validation Control 2 Bit Name Type D7 D6 D5 D4 D3 D2 D1 D0 RAS[5:0] R/W Reset settings = 0001_1001 (0x19) Bit Name Function 7:6 5:0 Reserved RAS[5:0] Read returns zero. Ring Assertion Time. These bits set the minimum ring frequency for a valid ring signal. During ring qualification, a timer is loaded with the RAS[5:0] field upon a TIP/RING event and decrements at a regular rate. If a second or subsequent TIP/RING event occurs after the timer has timed out, the frequency of the ring is too low, and the ring is invalidated. The difference between RAS[5:0] and RMX[5:0] identifies the minimum duration between TIP/RING events to qualify as a ring, in binary-coded increments of 2.0 ms (nominal). A TIP/RING event typically occurs twice per ring tone period. At 20 Hz, TIP/RING events would occur every 1/(2 x 20 Hz) = 25 ms. To calculate the correct RAS[5:0] value for a frequency range [f_min, f_max], the following equation should be used: RAS[5:0] = 1 / (2 x f_min). 58 Preliminary Rev. 0.9 SI2401 SEE (RVC3). Ring Validation Control 3 Bit Name Type D7 D6 D5 D4 D3 D2 D1 D0 RTO[3:0] RMX[3:0] R/W R/W Reset settings = 0001_0110 (0x16) Bit Name Function Ring Timeout. These bits set when a ring signal is determined to be over after the most recent ring threshold crossing. RTO[3:0] Ring Timeout 0000 80 ms 0001 128 ms 0010 256 ms . . . 1111 1920 ms Ring Assertion Maximum Count. These bits set the maximum ring frequency for a valid ring signal. During ring qualification, a timer is loaded with the RAS[5:0] field upon a TIP/RING event and decrements at a regular rate. When a subsequent TIP/RING event occurs, the timer value is compared to the RMX[3:0] field, and if it exceeds the value in RMX[3:0], the frequency of the ring is too high, and the ring is invalidated. The difference between RAS[5:0] and RMX[3:0] identifies the minimum duration between TIP/RING events to qualify as a ring, in binary-coded increments of 2.0 ms (nominal). A TIP/RING event typically occurs twice per ring tone period. At 20 Hz, TIP/RING events would occur every 1/(2 x 20 Hz) = 25 ms. To calculate the correct RMX[3:0] value for a frequency range [f_min, f_max], the following equation should be used: RMX[3:0] x 2 ms = RAS[5:0] - 2 ms - (1/(2 x f_max)). 7:4 RTO[3:0] 3:0 RMX[3:0] Preliminary Rev. 0.9 59 SI2401 SF0 (DAA0). DAA Low Level Functions 0 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type FOH[1:0] R/W LM[1:0] R/W R/W Reset settings = 0100_0000 (0x40) Bit Name Function Fast Off-Hook Selection. These bits determine the length of the off-hook counter. The default setting is 128 ms. 00 = 512 ms 01 = 128 ms 10 = 64 ms 11 = 8 ms 7:6 FOH[1:0] 5:2 1:0 Reserved LM[1:0] Read returns zero. Line Mode. These bits determine the line status of the SI2401.* 00 = On-hook 01 = Off-hook 10 = On-hook line monitor mode 11 = Reserved *Note: Under normal operation, the SI2401 internal microcontroller automatically sets these bits appropriately. 60 Preliminary Rev. 0.9 SI2401 SF1 (DAA1). DAA Low Level Functions 1 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type BTE R/W PDN R/W PDL R/W LVFD R/W HBE R/W Reset settings = 0000_1100 (0x0C) Bit Name Function Billing Tone Enable. 7 BTE When the line-side device detects a billing tone, SF9[3] (BTD) is set. 0 = Disable. 1 = Enable. 6 PDN Powerdown. 0 = Normal operation. 1 = Powers down the SI2401. 5 PDL Powerdown Line-Side Chip (typically only used for board level debug.) 0 = Normal operation. Program the clock generator before clearing this bit. 1 = Places the line-side device in lower power mode. 4 LVFD Line Voltage Force Disable. 0 = Normal operation. 1 = The circuitry that forces the LVS register to all 0s at 3 V or less is disabled. This register may display unpredictable values at voltages between 0 to 2 V. All 0s are displayed if the line voltage is 0 V. 3 2 Reserved HBE Do not modify. Hybrid Transmit Path Connect. 0 = Disable. 1 = Enable. 1:0 Reserved Do not modify. Preliminary Rev. 0.9 61 SI2401 SF2 (DAA2). DAA Low Level Functions 2 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type Reset settings = 0000_0000 (0x00) Bit Name FDT R Function 7:4 3 Reserved FDT Read only. Frame Detect (Typically only used for board-level debug). 1 = Indicates isolation capacitor frame lock has been established. 0 = Indicates isolation capacitor frame lock has not been established. 2:0 Reserved Reserved SF4 (DAA4). DAA Low Level Functions 4 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type Reset settings = 0000_1111 (0x0F) Bit Name ARL[1:0] R/W ATL[1:0] R/W Function 7:4 3:2 Reserved ARL[1:0] Read returns zero. AOUT Receive--Path Level. DAA receive path signal AOUT gain. 00 = 0 dB 01 = -6 dB 10 = -12 dB 11 = Mute 1:0 ATL[1:0] AOUT Transmit--Path Level. DAA transmit path signal AOUT gain. 00 = -18 dB 01 = -24 dB 10 = -30 dB 11 = Mute 62 Preliminary Rev. 0.9 SI2401 SF5 (DAA5). DAA Low Level Functions 5 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type OHS[1:0] R/W ILIM R/W RZ R/W RT R/W Reset settings = 0000_0000 (0x00) Bit Name Function 7:6 5:4 Reserved OHS[1:0] Read returns zero. On-Hook Speed. These bits set the amount of time for the line-side device to go on-hook. The on-hook speeds specified are measured from the time the register is written until loop current equals zero. OHS[1:0] Mean On-Hook Speed 00 Less than 0.5 ms 01 3 ms 10% (Meets ETSI standard) 1X 20 ms 10% (Meets Australian spark quenching spec) Current Limiting Enable. 0 = Current limiting mode disabled. 1 = Current limiting mode enabled. This mode limits loop current to a maximum of 60 mA per the TBR21 standard. Ringer Impedance. 0 = Maximum (high) ringer impedance. 1 = Synthesized ringer impedance used to satisfy a maximum ringer impedance specification in countries, such as Poland, South Africa, and Slovenia. 3 ILIM 2 RZ 1 0 Reserved RT Do not modify. Ringer Threshold Select. Used to satisfy country requirements on ring detection. Signals below the lower level do not generate a ring detection; Signals above the upper level are guaranteed to generated a ring detection. 0 = 13.5 to 16.5 VRMS 1 = 19.35 to 23.65 VRMS Preliminary Rev. 0.9 63 SI2401 SF6 (DAA6). DAA Low Level Functions 6 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type MINI[1:0] R/W DCV[1:0] R/W ACT[3:0] R/W Reset settings = 1111_0000 (0xF0) Bit Name Function Minimum Operational Loop Current. Adjusts the minimum loop current at which the DAA can operate. Increasing the minimum operational loop current can improve signal headroom at a lower TIP/RING voltage. MINI[1:0] Min Loop Current 00 10 mA 01 12 mA 10 14 mA 11 16 mA TIP/RING Voltage Adjust. These bits adjust the voltage on the DCT pin of the line-side device, which affects the TIP/RING voltage on the line. Low voltage countries should use a lower TIP/RING voltage. Raising the TIP/RING voltage can improve signal headroom. DCV[1:0] DCT Pin Voltage 00 3.1 V 01 3.2 V 10 3.35 V 11 3.5 V AC Termination Select. ACT[3:0] AC Termination 0000 Real 600 termination that satisfies the impedance requirements of FCC part 68, JATE, and other countries. 0011 Global complex impedance. Complex impedance that satisfies global impedance requirements EXCEPT New Zealand. May achieve higher return loss for countries requiring complex ac termination. [220 + (820 || 120 nF) and 220 + (820 || 115 nF)]. 0100 Complex impedance for use in New Zealand. [370 + (620 || 310 nF)] 1111 Complex impedance that satisfies global impedance requirements. 7:6 MINI[1:0] 5:4 DCV[1:0] 3:0 ACT[3:0] 64 Preliminary Rev. 0.9 SI2401 SF8 (DAA8). DAA Low Level Functions 8 Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type LRV[3:0] R DCR R/W Reset settings vary with line-side vision Bit 7:4 Name LRV[3:0] Function Line-Side Device Revision Number. 3:2 1 Reserved DCR 0 Reserved 0001 = Si3010 Rev A 0010 = Si3010 Rev B 0011 = Si3010 Rev C 0100 = Si3010 Rev D Read returns an indeterministic value. DC Impedance Selection. 0 = 50 dc termination is selected. This mode should be used for all standard applications. 1 = 800 dc termination is selected. Do not modify. SF9 (DAA9). DAA Low Level Functions 9 Read Only Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type Reset settings = 0010_0000 (0x20) Bit Name BTD R/W OVL R ROV R/W Function 7:4 3 Reserved BTD Do not modify. Billing Tone Detect (sticky). 0 = No billing tone detected. 1 = Billing tone detected. 2 1 OVL ROV Receive overload. Same as ROV, except not sticky. Receive Overload (sticky). 0 = No excessive level detected. 1 = Excessive input level detected. 0 Reserved Do not modify. Preliminary Rev. 0.9 65 SI2401 SFC (DAAFC). DAA Low Level Functions Bit D7 D6 D5 D4 D3 D2 D1 D0 Name Type CTSM R/W Reset settings = 0000_0000 (0x00) Bit Name Function Clear-to-Send (CTS) Mode. 0 = CTS pin is negated as soon as a start bit is detected and reasserted when the transmit FIFO is empty. 1 = CTS pin is negated when the FIFO is > 70% full and reasserted when the FIFO is < 30% full. 7 CTSM 6:0 Reserved Read returns zero. 66 Preliminary Rev. 0.9 SI2401 Pin Descriptions: SI2401 CLKIN/XTALI XTALO GPIO5/RI VD RXD TXD CTS RESET 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 GPIO1/EOFR GPIO2/CD GPIO3/ESC VA GND GPIO4/INT/AOUT C1A C2A Pin # Pin Name Description XTALI--Crystal Oscillator Pin. These pins provide support for parallel resonant AT cut crystals. XTALI also acts as an input in the event that an external clock source is used in place of a crystal. A 4.9152 MHz crystal is required or a 4.9152 or 27 MHz clock on XTALI. XTALO--Crystal Oscillator Pin. Serves as the output of the crystal amplifier. General Purpose Input/RI. This pin can be either a GPIO pin (digital in, digital out) or the RI pin. Default is digital in. When programmed as RI, it indicates the presence of an ON segment of a ring signal on the telephone line. Supply Voltage. Provides the 3.3 V supply voltage to the SI2401. Receive Data. Serial communication data from the SI2401. Transmit Data. Serial communication data to the SI2401. Clear to Send. Clear to send output used by the SI2401 to signal that the device is ready to receive more digital data on the TXD pin. Reset Input. An active low input that is used to reset all control registers to a defined, initialized state. Also used to bring the SI2401 out of sleep mode. Isolation Capacitor 2A. Connects to one side of the isolation capacitor C2. Isolation Capacitor 1A. Connects to one side of the isolation capacitor C1. 1 CLKIN/XTALI 2 3 XTALO GPI05/RI 4 5 6 7 VD RXD TXD CTS 8 RESET 9 10 C2A C1A Preliminary Rev. 0.9 67 SI2401 Pin # Pin Name Description General Purpose Input/INT. This pin can be either a GPIO pin (digital in, digital out) or the INT pin. Default is digital in. When programmed as INT, this pin provides five functions. While the modem is connected, it asserts if the carrier is lost, a wake-on ring (using the "ATZ" command) event is detected, a loss of loop current event is detected, V.23 reversal is detected, or if an intrusion event has been detected. The INT pin is sticky and stays asserted until the host clears it by writing to the correct S register. (See register SE2[7:6].) Ground. Connects to the system digital ground. Regulator Voltage Reference. This pin connects to an external capacitor and serves as the reference for the internal voltage regulator. General Purpose Input/Escape. This pin can be either a GPIO pin (digital in, digital out) or the ESC pin. Default is digital in. When programmed as ESC, a positive edge on this pin causes the modem to go from online (connected) mode to the offline (command) mode. General Purpose Input/CD. This pin can be either a GPIO pin (digital in, digital out) or the CD pin. Default is digital in. When programmed as CD, it is the active low carrier detect pin. General Purpose Input/EOFR. This pin can be either a GPIO pin (digital in, digital out) or the EOFR pin. Default is digital in. This pin can also be programmed to function as the EOFR (end-of-frame receive) signal for HDLC framing. 11 GPIO4/INT/ AOUT 12 13 GND VA 14 GPIO3/ESC 15 GPIO2/CD 16 GPIO1/EOFR 68 Preliminary Rev. 0.9 SI2401 Pin Descriptions: Si3010 QE DCT RX IB C1B C2B VREG RNG1 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 DCT2 IGND DCT3 QB QE2 SC VREG2 RNG2 Table 23. Si3010 Pin Descriptions Pin # 1 Pin Name QE Description Transistor Emitter. Connects to the emitter of Q3. DC Termination. Provides dc termination to the telephone network. Receive Input. Serves as the receive side input from the telephone network. Internal Bias 1. Provides Internal Bias. Isolation Capacitor 1B. Connects to one side of isolation capacitor C1 and communicates with the SI2401. Isolation Capacitor 2B. Connects to one side of isolation capacitor C2 and communicates with the SI2401. Voltage Regulator. Connects to an external capacitor to provide bypassing for an internal power supply. Ring 1. Connects through a capacitor to the RING lead of the telephone line. Provides the ring and caller ID signals to the SI2401. Ring 2. Connects through a capacitor to the TIP lead of the telephone line. Provides the ring and caller ID signals to the SI2401. Voltage Regulator 2. Connects to an external capacitor to provide bypassing for an internal power supply. Circuit Enable. Enables transistor network. Transistor Emitter 2. Connects to the emitter of Q4. Transistor Base. Connects to the base of transistor Q3. Used to go on- and off-hook. DC Termination 3. Provides the dc termination to the telephone network. Isolated Ground. Connects to ground on the line-side interface. DC Termination 2. Provides dc termination to the telephone network. 2 3 4 5 6 7 8 DCT RX IB C1B C2B VREG RNG1 9 RNG2 10 11 12 13 14 15 16 VREG2 SC QE2 QB DCT3 IGND DCT2 Preliminary Rev. 0.9 69 SI2401 Ordering Guide Chipset Region Power Supply Digital Line Temperature SI2401 Global 3.3 V SI2401-FS Si3010-FS 0 to 70 C 70 Preliminary Rev. 0.9 SI2401 Package Outline: 16-Pin SOIC Figure 6 illustrates the package details for the SI2401 and Si3010. Table 24 lists the values for the dimensions shown in the illustration. 16 9 h E H 0.010 GAUGE PLANE L Detail F 1 B 8 D A2 e A1 A C See Detail F Seating Plane Figure 6. 16-pin Small Outline Integrated Circuit (SOIC) Package Table 24. Package Diagram Dimensions Symbol Millimeters Min Max 1.35 1.75 Typical* A A1 A2 B C D E e H h L .10 1.30 .33 .19 9.80 3.80 1.27 BSC 5.80 .25 .40 -- 0 .25 1.50 .51 .25 10.01 4.00 -- 6.20 .50 1.27 0.10 8 *Note: Typical parameters are for information purposes only. Preliminary Rev. 0.9 71 SI2401 Document Change List Revision 0.7 to Revision 0.9 Updated Table 5, "Absolute Maximum Ratings," on page 8. Updated "Bill of Materials: SI2401/10 Chipset" on page 11. Updated SF3 description in Table 21, "S-Register Summary," on page 33. Updated SE4 description in Register SE4 (CF5)., "Chip Functions 5," on page 52. Updated "Pin Descriptions: SI2401" on page 67. Removed Appendix A and Appendix B. This information can be found in "AN94: SI2401 Modem Designer's Guide". Preliminary Rev. 0.9 72 SI2401 Notes: Preliminary Rev. 0.9 73 SI2401 Contact Information Silicon Laboratories Inc. 4635 Boston Lane Austin, TX 78735 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032 Email: productinfo@silabs.com Internet: www.silabs.com The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories, Silicon Labs, and ISOmodem are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders 74 Preliminary Rev. 0.9 |
Price & Availability of SI2401
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |